



ECOLE SUPERIEURE DE TECHNOLOGIE ELECTRONIQUE

CITÉ DESCARTES - BP 99
93162 NOisy-le-GRAND CEDEX
TÉL.: 01 45 92 65 00 - FAX : 01 45 92 66 99
INTERNET : <http://www.esiee.fr>

Instructions By Category

Année scolaire : 2003-2004



CHAMBRE DE COMMERCE ET D'INDUSTRIE DE PARIS

Table B-5. Storage Reference Instructions

Mnemonic	Operands	Function	Other Registers Changed
lbz	RT, D(RA)	Load byte from EA = (RAI0) + EXTS(D) and pad left with zeroes, (RT) $\leftarrow 2^4 0 \parallel MS(EA,1)$.	
lhz	RT, D(RA)	Load halfword from EA = (RAI0) + EXTS(D) and pad left with zeroes, (RT) $\leftarrow 1^6 0 \parallel MS(EA,2)$.	
lwz	RT, D(RA)	Load word from EA = (RAI0) + EXTS(D) and place in RT. (RT) $\leftarrow MS(EA,4)$.	
stb	RS, D(RA)	Store byte (RS) _{24:31} in memory at EA = (RAI0) + EXTS(D).	
sth	RS, D(RA)	Store halfword (RS) _{16:31} in memory at EA = (RAI0) + EXTS(D).	
stw	RS, D(RA)	Store word (RS) in memory at EA = (RAI0) + EXTS(D).	
li	RT, IM	Load immediate. (RT) $\leftarrow EXTS(IM)$ <i>Extended mnemonic for addi RT,0,value</i>	
lis	RT, IM	Load immediate shifted. (RT) $\leftarrow (IM \parallel 1^6 0)$ <i>Extended mnemonic for addis RT,0,value</i>	
mfdcr	RT, DCRN	Move from DCR to RT. (RT) $\leftarrow (DCR(DCRN))$.	
mtdcr	DCRN, RS	Move to DCR from RS. (DCR(DCRN)) $\leftarrow (RS)$.	

Table B-8. Branch Instructions

Mnemonic	Operands	Function	Other Registers Changed
b	target	Branch unconditional relative. $LI \leftarrow (\text{target} - \text{CIA})_{6:29}$ $NIA \leftarrow \text{CIA} + \text{EXTS}(LI \parallel 2^0)$	
ba		Branch unconditional absolute. $LI \leftarrow \text{target}_{6:29}$ $NIA \leftarrow \text{EXTS}(LI \parallel 2^0)$	
bl		Branch unconditional relative. $LI \leftarrow (\text{target} - \text{CIA})_{6:29}$ $NIA \leftarrow \text{CIA} + \text{EXTS}(LI \parallel 2^0)$	$(LR) \leftarrow \text{CIA} + 4.$
		-	
beq	[cr_field.] target	Branch if equal. Use CR0 if cr_field is omitted. <i>Extended mnemonic for bc 12,4+cr_field+2,target</i>	
bne	[cr_field.] target	Branch if not equal. Use CR0 if cr_field is omitted. <i>Extended mnemonic for bc 4,4+cr_field+2,target</i>	

Table B-6. Arithmetic and Logical Instructions

Mnemonic	Operands	Function	Other Registers Changed
add	RT, RA, RB	Add (RA) to (RB). Place result in RT.	
add.			CR[CR0]
addis	RT, RA, IM	Add ($IM \parallel 16^0$) to (RAI0). Place result in RT.	
and	RA, RS, RB	AND (RS) with (RB). Place result in RA.	
and.			CR[CR0]
andL	RA, RS, IM	AND (RS) with ($16^0 \parallel IM$). Place result in RA.	CR[CR0]
or	RA, RS, RB	OR (RS) with (RB). Place result in RA.	
or.			CR[CR0]
orc	RA, RS, RB	OR (RS) with $\neg(RB)$. Place result in RA.	
orc.			CR[CR0]
ori	RA, RS, IM	OR (RS) with ($16^0 \parallel IM$). Place result in RA.	
oris	RA, RS, IM	OR (RS) with ($IM \parallel 16^0$). Place result in RA.	

B

Instructions By Category

B.1 Instruction Set Summary – Categories

Chapter 11 (Instruction Set) contains detailed descriptions of the instructions, their operands, and notation.

Table B-1 summarizes the instruction categories in the PPC403GC instruction set. The instructions within each category are listed in subsequent tables.

Table B-1. PPC403GC Instruction Set Summary

Instruction Category	Base Instructions
Storage Reference	load, store
Arithmetic / Logical	add, subtract, negate, multiply, divide, and, or, xor, nand, nor, xnor, sign extension, count leading zeros, andc, orc
Comparison	compare algebraic, compare logical, compare immediate
Branch	branch, branch conditional, branch to LR, branch to CTR
CR Logical	crand, crnor, crxnor, crxor, crandc, crorc, crnand, cror, move cr field
Rotate/Shift	rotate and mask, rotate and insert, shift left, shift right
Cache Control	invalidate, touch, zero, flush, store, read
Interrupt Control	write to external interrupt enable bit, move to/from machine state register, return from interrupt, return from critical interrupt
TLB Management	invalidate, read entry, write entry, search, synchronize
Processor Management	system call, synchronize, trap, move to/from Device Control Registers, move to/from Special Purpose Registers, move to/from Condition Register, move to/from Machine State Register

B

B.2 Instructions Specific to PowerPC Embedded Controllers

To meet the functional requirements of processors for embedded systems and real-time applications, the PowerPC Embedded Controller family defines instructions that are not part of the PowerPC Architecture.

Table B-2 summarizes the PPC403GC instructions specific to the PowerPC Embedded Controller family.

Table B-2. Instructions Specific to PowerPC Embedded Controllers

Mnemonic	Operands	Function	Other Registers Changed	Page
dccci	RA, RB	Invalidate the data cache congruence class associated with the effective address (RAI0) + (RB).		11-58
dcread	RT, RA, RB	Read either tag or data information from the data cache congruence class associated with the effective address (RAI0) + (RB). Place the results in RT.		11-60
icbt	RA, RB	Load the instruction cache block which contains the effective address (RAI0) + (RB).		11-70
iccci	RA, RB	Invalidate instruction cache congruence class associated with the effective address (RAI0) + (RB).		11-72
icread	RA, RB	Read either tag or data information from the instruction cache congruence class associated with the effective address (RAI0) + (RB). Place the results in ICDBDR.		11-74
mfdcr	RT, DCRN	Move from DCR to RT, (RT) \leftarrow (DCR(DCRN)).		11-104
mtdcr	DCRN, RS	Move to DCR from RS, (DCR(DCRN)) \leftarrow (RS).		11-111
rfc1		Return from critical interrupt (PC) \leftarrow (SRR2). (MSR) \leftarrow (SRR3).		11-127

Table B-2. Instructions Specific to PowerPC Embedded Controllers (cont.)

Mnemonic	Operands	Function	Other Registers Changed	Page
tlbre	RT, RA, WS	If WS = 0: Load TLBHI portion of the selected TLB entry into RT. Load the PID register with the contents of the TID field of the selected TLB entry. $(RT) \leftarrow TLBHI[(RA)]$ $(PID) \leftarrow TLB[(RA)]_{TID}$ If WS = 1: Load TLBLO portion of the selected TLB entry into RT. $(RT) \leftarrow TLBLO[(RA)]$		11-168
tlbsx	RT, RA, RB	Search the TLB array for a valid entry which translates the effective address $EA = (RAI0) + (RB)$. If found, $(RT) \leftarrow$ Index of TLB entry. If not found, (RT) Undefined.		11-170
tlbsx.		If found, $(RT) \leftarrow$ Index of TLB entry. $CR[CRO]_{EQ} \leftarrow 1$. If not found, (RT) Undefined. $CR[CRO]_{EQ} \leftarrow 1$.	$CR[CRO]_{LT,GT,SO}$	
tlbwe	RS, RA, WS	If WS = 0: Write TLBHI portion of the selected TLB entry from RS. Write the TID field of the selected TLB entry from the PID register. $TLBHI[(RA)] \leftarrow (RS)$ $TLB[(RA)]_{TID} \leftarrow (PID)_{24:31}$ If WS = 1: Write TLBLO portion of the selected TLB entry from RS. $TLBLO[(RA)] \leftarrow (RS)$		11-172
wrtee	RS	Write value of RS_{16} to the External Enable bit (MSR[EE]).		11-180
wrteei	E	Write value of E to the External Enable bit (MSR[EE]).		11-181

B

B.3 Privileged Instructions

The following instructions are under control of the MSR[PR] bit, and are not allowed to be executed when MSR[PR] = b'1':

Table B-3. Privileged Instructions

Mnemonic	Operands	Function	Other Registers Changed	Page
dcbi	RA, RB	Invalidate the data cache block which contains the effective address (RAI0) + (RB).		11-50
dccci	RA, RB	Invalidate the data cache congruence class associated with the effective address (RAI0) + (RB).		11-58
dcread	RT, RA, RB	Read either tag or data information from the data cache congruence class associated with the effective address (RAI0) + (RB). Place the results in RT.		11-60
icbt	RA, RB	Load the instruction cache block which contains the effective address (RAI0) + (RB).		11-70
iccci	RA, RB	Invalidate instruction cache congruence class associated with the effective address (RAI0) + (RB).		11-72
icread	RA, RB	Read either tag or data information from the instruction cache congruence class associated with the effective address (RAI0) + (RB). Place the results in ICDBDR.		11-74
mfdr	RT, DCRN	Move from DCR to RT, (RT) \leftarrow (DCR(DCRN)).		11-104
mfmsr	RT	Move from MSR to RT, (RT) \leftarrow (MSR).		11-106
mfsp	RT, SPRN	Move from SPR to RT, (RT) \leftarrow (SPR(SPRN)). Privileged for all SPRs except TBHU, TBLU, LR, CTR, and XER.		11-107
mtdcr	DCRN, RS	Move to DCR from RS, (DCR(DCRN)) \leftarrow (RS).		11-111
mtmsr	RS	Move to MSR from RS, (MSR) \leftarrow (RS).		11-113

Table B-3. Privileged Instructions (cont.)

Mnemonic	Operands	Function	Other Registers Changed	Page
mtspr	SPRN, RS	Move to SPR from RS, (SPR(SPRN)) \leftarrow (RS). Privileged for all SPRs except LR, CTR, and XER.		11-114
rfci		Return from critical interrupt (PC) \leftarrow (SRR2). (MSR) \leftarrow (SRR3).		11-127
rfi		Return from interrupt. (PC) \leftarrow (SRR0). (MSR) \leftarrow (SRR1).		11-128
tlbia		All of the entries in the TLB are invalidated and become unavailable for translation by clearing the valid (V) bit in the TLBHI portion of each TLB entry. The rest of the fields in the TLB entries are unmodified.		11-167
tlbre	RT, RA,WS	If WS = 0: Load TLBHI portion of the selected TLB entry into RT. Load the PID register with the contents of the TID field of the selected TLB entry. (RT) \leftarrow TLBHI[(RA)] (PID) \leftarrow TLB[(RA)] _{TID} If WS = 1: Load TLBLO portion of the selected TLB entry into RT. (RT) \leftarrow TLBLO[(RA)]		11-168
tlbsx	RT,RA,RB	Search the TLB array for a valid entry which translates the effective address EA = (RAI0) + (RB). If found, (RT) \leftarrow Index of TLB entry. If not found, (RT) Undefined.		11-170
tlbsx.		If found, (RT) \leftarrow Index of TLB entry. CR[CR0] _{EQ} \leftarrow 1. If not found, (RT) Undefined. CR[CR0] _{EQ} \leftarrow 1.	CR[CR0] _{LT,GT,SO}	

B

Table B-3. Privileged Instructions (cont.)

Mnemonic	Operands	Function	Other Registers Changed	Page
tlbsync		tlbsync does not complete until all previous TLB-update instructions executed by this processor have been received and completed by all other processors. For PPC403GC, tlbsync is a no-op.		11-171
tlbwe	RS, RA,WS	If WS = 0: Write TLBHI portion of the selected TLB entry from RS. Write the TID field of the selected TLB entry from the PID register. $TLBHI[(RA)] \leftarrow (RS)$ $TLB[(RA)]_{TID} \leftarrow (PID)_{24:31}$ If WS = 1: Write TLBLO portion of the selected TLB entry from RS. $TLBLO[(RA)] \leftarrow (RS)$		11-172
wrtee	RS	Write value of RS_{16} to the External Enable bit (MSR[EE]).		11-180
wrteei	E	Write value of E to the External Enable bit (MSR[EE]).		11-181

B

B.4 Assembler Extended Mnemonics

In the appendix “Assembler Extended Mnemonics” of the PowerPC Architecture, it is required that a PowerPC assembler support at least a minimal set of extended mnemonics. These mnemonics encode to the opcodes of other instructions; the only benefit of extended mnemonics is improved usability. Code using extended mnemonics can be easier to write and to understand. Table B-4 lists the extended mnemonics required for the PPC403GC.

Note the following for every Branch Conditional mnemonic:

Bit 4 of the BO field provides a hint about the most likely outcome of a conditional branch (see Section 2.7.5 for a full discussion of Branch Prediction). Assemblers should set $BO_4 = 0$ unless a specific reason exists otherwise. In the BO field values specified in the table below, $BO_4 = 0$ has always been assumed. The assembler must allow the programmer to specify Branch Prediction. To do this, the assembler will support a suffix to every conditional branch mnemonic, as follows:

- + Predict branch to be taken.
- Predict branch not to be taken.

As specific examples, **bc** also could be coded as **bc+** or **bc-**, and **bne** also could be coded **bne+** or **bne-**. These alternate codings set $BO_4 = 1$ only if the requested prediction differs from the Standard Prediction (see Section 2.7.5).

Table B-4. Extended Mnemonics for PPC403GC

Mnemonic	Operands	Function	Other Registers Changed	Page
bctr		Branch unconditionally, to address in CTR. <i>Extended mnemonic for bcctr 20,0</i>		11-27
bctrl		<i>Extended mnemonic for bcctrl 20,0</i>	(LR) \leftarrow CIA + 4.	
bdnz	target	Decrement CTR. Branch if CTR $\neq 0$. <i>Extended mnemonic for bc 16,0,target</i>		11-20
bdnza		<i>Extended mnemonic for bca 16,0,target</i>		
bdnzl		<i>Extended mnemonic for bcl 16,0,target</i>	(LR) \leftarrow CIA + 4.	
bdnzla		<i>Extended mnemonic for bcla 16,0,target</i>	(LR) \leftarrow CIA + 4.	

Table B-4. Extended Mnemonics for PPC403GC (cont.)

Mnemonic	Operands	Function	Other Registers Changed	Page	
bdnzlr		Decrement CTR. Branch if CTR ≠ 0, to address in LR. <i>Extended mnemonic for bclr 16,0</i>	(LR) ← CIA + 4.	11-31	
bgnzrl		<i>Extended mnemonic for bclrl 16,0</i>			
bgnzf	cr_bit, target	Decrement CTR. Branch if CTR ≠ 0 AND CR _{cr_bit} = 0. <i>Extended mnemonic for bc 0,cr_bit,target</i>	(LR) ← CIA + 4.	11-20	
bgnzfa		<i>Extended mnemonic for bca 0,cr_bit,target</i>			
bgnzfl		<i>Extended mnemonic for bcl 0,cr_bit,target</i>			
bgnzfla		<i>Extended mnemonic for bcla 0,cr_bit,target</i>			
bgnzflr		Decrement CTR. Branch if CTR ≠ 0 AND CR _{cr_bit} = 0, to address in LR. <i>Extended mnemonic for bclr 0,cr_bit</i>			
bgnzflrl	cr_bit	<i>Extended mnemonic for bclrl 0,cr_bit</i>	(LR) ← CIA + 4.	11-31	
bgnzt		Decrement CTR. Branch if CTR ≠ 0 AND CR _{cr_bit} = 1. <i>Extended mnemonic for bc 8,cr_bit,target</i>	(LR) ← CIA + 4.		
bgnzta		<i>Extended mnemonic for bca 8,cr_bit,target</i>			
bgnztl		<i>Extended mnemonic for bcl 8,cr_bit,target</i>			
bgnztlia		<i>Extended mnemonic for bcla 8,cr_bit,target</i>			
B					

Table B-4. Extended Mnemonics for PPC403GC (cont.)

Mnemonic	Operands	Function	Other Registers Changed	Page
bndztlr	cr_bit	Decrement CTR. Branch if CTR ≠ 0 AND CR _{cr_bit} = 1, to address in LR. <i>Extended mnemonic for bclr 8,cr_bit</i>	(LR) ← CIA + 4.	11-31
bndztlrl		<i>Extended mnemonic for bclrl 8,cr_bit</i>		
bdz	target	Decrement CTR. Branch if CTR = 0. <i>Extended mnemonic for bc 18,0,target</i>	(LR) ← CIA + 4.	11-20
bdza		<i>Extended mnemonic for bca 18,0,target</i>		
bdzl		<i>Extended mnemonic for bcl 18,0,target</i>		
bdzla		<i>Extended mnemonic for bcla 18,0,target</i>		
bdzlr		Decrement CTR. Branch if CTR = 0, to address in LR. <i>Extended mnemonic for bclr 18,0</i>	(LR) ← CIA + 4.	11-31
bdzrl		<i>Extended mnemonic for bclrl 18,0</i>		
bdzf	cr_bit, target	Decrement CTR. Branch if CTR = 0 AND CR _{cr_bit} = 0. <i>Extended mnemonic for bc 2,cr_bit,target</i>	(LR) ← CIA + 4.	11-20
bdzfa		<i>Extended mnemonic for bca 2,cr_bit,target</i>		
bdzfl		<i>Extended mnemonic for bcl 2,cr_bit,target</i>		
bdzfla		<i>Extended mnemonic for bcla 2,cr_bit,target</i>		

B

Table B-4. Extended Mnemonics for PPC403GC (cont.)

Mnemonic	Operands	Function	Other Registers Changed	Page
bdzflr	cr_bit	Decrement CTR. Branch if CTR = 0 AND CR _{cr_bit} = 0 to address in LR. <i>Extended mnemonic for bclr 2,cr_bit</i>	(LR) ← CIA + 4.	11-31
bdzflrl		<i>Extended mnemonic for bclrl 2,cr_bit</i>		
bdzt	cr_bit, target	Decrement CTR. Branch if CTR = 0 AND CR _{cr_bit} = 1. <i>Extended mnemonic for bc 10,cr_bit,target</i>	(LR) ← CIA + 4.	11-20
bdzta		<i>Extended mnemonic for bca 10,cr_bit,target</i>		
bdztl		<i>Extended mnemonic for bcl 10,cr_bit,target</i>		
bdztlia		<i>Extended mnemonic for bcla 10,cr_bit,target</i>		
bdztlr	cr_bit	Decrement CTR. Branch if CTR = 0 AND CR _{cr_bit} = 1, to address in LR. <i>Extended mnemonic for bclr 10,cr_bit</i>	(LR) ← CIA + 4.	11-31
bdztlrl		<i>Extended mnemonic for bclrl 10,cr_bit</i>		
beq	[cr_field,] target	Branch if equal. Use CR0 if cr_field is omitted. <i>Extended mnemonic for bc 12,4*cr_field+2,target</i>	(LR) ← CIA + 4.	11-20
beqa		<i>Extended mnemonic for bca 12,4*cr_field+2,target</i>		
beql		<i>Extended mnemonic for bcl 12,4*cr_field+2,target</i>		
beqla		<i>Extended mnemonic for bcla 12,4*cr_field+2,target</i>		

B

Table B-4. Extended Mnemonics for PPC403GC (cont.)

Mnemonic	Operands	Function	Other Registers Changed	Page
beqctr	[cr_field]	Branch if equal, to address in CTR. Use CR0 if cr_field is omitted. <i>Extended mnemonic for bcctr 12,4*cr_field+2</i>		11-27
beqctrl		<i>Extended mnemonic for bcctrl 12,4*cr_field+2</i>	(LR) ← CIA + 4.	
beqlr	[cr_field]	Branch if equal, to address in LR. Use CR0 if cr_field is omitted. <i>Extended mnemonic for bclr 12,4*cr_field+2</i>		11-31
beqlrl		<i>Extended mnemonic for bclrl 12,4*cr_field+2</i>	(LR) ← CIA + 4.	
bf	cr_bit, target	Branch if CR _{cr_bit} = 0. <i>Extended mnemonic for bc 4,cr_bit,target</i>		11-20
bfa		<i>Extended mnemonic for bca 4,cr_bit,target</i>		
bfl		<i>Extended mnemonic for bcl 4,cr_bit,target</i>	(LR) ← CIA + 4.	
bfla		<i>Extended mnemonic for bcla 4,cr_bit,target</i>	(LR) ← CIA + 4.	
bfctr	cr_bit	Branch if CR _{cr_bit} = 0, to address in CTR. <i>Extended mnemonic for bcctr 4,cr_bit</i>		11-27
bfctrl		<i>Extended mnemonic for bcctrl 4,cr_bit</i>	(LR) ← CIA + 4.	
bflr	cr_bit	Branch if CR _{cr_bit} = 0, to address in LR. <i>Extended mnemonic for bclr 4,cr_bit</i>		11-31
bflrl		<i>Extended mnemonic for bclrl 4,cr_bit</i>	(LR) ← CIA + 4.	

B

Table B-4. Extended Mnemonics for PPC403GC (cont.)

Mnemonic	Operands	Function	Other Registers Changed	Page
bge	[cr_field,] target	Branch if greater than or equal. Use CR0 if cr_field is omitted. <i>Extended mnemonic for bc 4,4*cr_field+0,target</i>		11-20
bgea		<i>Extended mnemonic for bca 4,4*cr_field+0,target</i>		
bgel		<i>Extended mnemonic for bcl 4,4*cr_field+0,target</i>	(LR) ← CIA + 4.	
bgela		<i>Extended mnemonic for bcla 4,4*cr_field+0,target</i>	(LR) ← CIA + 4.	
bgectr	[cr_field]	Branch if greater than or equal, to address in CTR. Use CR0 if cr_field is omitted. <i>Extended mnemonic for bcctr 4,4*cr_field+0</i>		11-27
bgectrl		<i>Extended mnemonic for bcctrl 4,4*cr_field+0</i>	(LR) ← CIA + 4.	
bgelr	[cr_field]	Branch if greater than or equal, to address in LR. Use CR0 if cr_field is omitted. <i>Extended mnemonic for bclr 4,4*cr_field+0</i>		11-31
bgelrl		<i>Extended mnemonic for bclrl 4,4*cr_field+0</i>	(LR) ← CIA + 4.	
bgt	[cr_field,] target	Branch if greater than. Use CR0 if cr_field is omitted. <i>Extended mnemonic for bc 12,4*cr_field+1,target</i>		11-20
bgta		<i>Extended mnemonic for bca 12,4*cr_field+1,target</i>		
bgtl		<i>Extended mnemonic for bcl 12,4*cr_field+1,target</i>	(LR) ← CIA + 4.	
bgtla		<i>Extended mnemonic for bcla 12,4*cr_field+1,target</i>	(LR) ← CIA + 4.	

B

Table B-4. Extended Mnemonics for PPC403GC (cont.)

Mnemonic	Operands	Function	Other Registers Changed	Page
bgtctr	[cr_field]	Branch if greater than, to address in CTR. Use CR0 if cr_field is omitted. <i>Extended mnemonic for bcctr 12,4*cr_field+1</i>	(LR) ← CIA + 4.	11-27
bgtctrl		<i>Extended mnemonic for bcctrl 12,4*cr_field+1</i>		
bgtlr	[cr_field]	Branch if greater than, to address in LR. Use CR0 if cr_field is omitted. <i>Extended mnemonic for bclr 12,4*cr_field+1</i>	(LR) ← CIA + 4.	11-31
bgtlrl		<i>Extended mnemonic for bclrl 12,4*cr_field+1</i>		
ble	[cr_field,] target	Branch if less than or equal. Use CR0 if cr_field is omitted. <i>Extended mnemonic for bc 4,4*cr_field+1,target</i>	(LR) ← CIA + 4.	11-20
blea		<i>Extended mnemonic for bca 4,4*cr_field+1,target</i>		
blel		<i>Extended mnemonic for bcl 4,4*cr_field+1,target</i>		
blela		<i>Extended mnemonic for bcla 4,4*cr_field+1,target</i>		
blectr	[cr_field]	Branch if less than or equal, to address in CTR. Use CR0 if cr_field is omitted. <i>Extended mnemonic for bcctr 4,4*cr_field+1</i>	(LR) ← CIA + 4.	11-27
blectrl		<i>Extended mnemonic for bcctrl 4,4*cr_field+1</i>		
blelr	[cr_field]	Branch if less than or equal, to address in LR. Use CR0 if cr_field is omitted. <i>Extended mnemonic for bclr 4,4*cr_field+1</i>	(LR) ← CIA + 4.	11-31
blelrl		<i>Extended mnemonic for bclrl 4,4*cr_field+1</i>		

B

Table B-4. Extended Mnemonics for PPC403GC (cont.)

Mnemonic	Operands	Function	Other Registers Changed	Page
blr		Branch unconditionally, to address in LR. <i>Extended mnemonic for bclr 20,0</i>	(LR) ← CIA + 4.	11-31
birl		<i>Extended mnemonic for bclrl 20,0</i>		
blt	[cr_field,] target	Branch if less than. Use CR0 if cr_field is omitted. <i>Extended mnemonic for bc 12,4*cr_field+0,target</i>	(LR) ← CIA + 4.	11-20
blta		<i>Extended mnemonic for bca 12,4*cr_field+0,target</i>		
bltl		<i>Extended mnemonic for bcl 12,4*cr_field+0,target</i>		
bltla		<i>Extended mnemonic for bcla 12,4*cr_field+0,target</i>		
bltctr	[cr_field]	Branch if less than, to address in CTR. Use CR0 if cr_field is omitted. <i>Extended mnemonic for bcctr 12,4*cr_field+0</i>	(LR) ← CIA + 4.	11-27
bltctrl		<i>Extended mnemonic for bcctrl 12,4*cr_field+0</i>		
bltir	[cr_field]	Branch if less than, to address in LR. Use CR0 if cr_field is omitted. <i>Extended mnemonic for bclr 12,4*cr_field+0</i>	(LR) ← CIA + 4.	11-31
bltirl		<i>Extended mnemonic for bclrl 12,4*cr_field+0</i>		

B

Table B-4. Extended Mnemonics for PPC403GC (cont.)

Mnemonic	Operands	Function	Other Registers Changed	Page
bne	[cr_field,] target	Branch if not equal. Use CR0 if cr_field is omitted. <i>Extended mnemonic for bc 4,4*cr_field+2,target</i>		11-20
bnea		<i>Extended mnemonic for bca 4,4*cr_field+2,target</i>		
bnel		<i>Extended mnemonic for bcl 4,4*cr_field+2,target</i>	(LR) ← CIA + 4.	
bnela		<i>Extended mnemonic for bcla 4,4*cr_field+2,target</i>	(LR) ← CIA + 4.	
bnectr	[cr_field]	Branch if not equal, to address in CTR. Use CR0 if cr_field is omitted. <i>Extended mnemonic for bcctr 4,4*cr_field+2</i>		11-27
bnectrl		<i>Extended mnemonic for bcctrl 4,4*cr_field+2</i>	(LR) ← CIA + 4.	
bnelr	[cr_field]	Branch if not equal, to address in LR. Use CR0 if cr_field is omitted. <i>Extended mnemonic for bclr 4,4*cr_field+2</i>		11-31
bnelrl		<i>Extended mnemonic for bclrl 4,4*cr_field+2</i>	(LR) ← CIA + 4.	
bng	[cr_field,] target	Branch if not greater than. Use CR0 if cr_field is omitted. <i>Extended mnemonic for bc 4,4*cr_field+1,target</i>		11-20
bnga		<i>Extended mnemonic for bca 4,4*cr_field+1,target</i>		
bnegl		<i>Extended mnemonic for bcl 4,4*cr_field+1,target</i>	(LR) ← CIA + 4.	
bngla		<i>Extended mnemonic for bcla 4,4*cr_field+1,target</i>	(LR) ← CIA + 4.	

B

Table B-4. Extended Mnemonics for PPC403GC (cont.)

Mnemonic	Operands	Function	Other Registers Changed	Page
bngctr	[cr_field]	Branch if not greater than, to address in CTR. Use CR0 if cr_field is omitted. <i>Extended mnemonic for bcctr 4,4*cr_field+1</i>		11-27
bngctrl		<i>Extended mnemonic for bcctrl 4,4*cr_field+1</i>	(LR) ← CIA + 4.	
bnglr	[cr_field]	Branch if not greater than, to address in LR. Use CR0 if cr_field is omitted. <i>Extended mnemonic for bclr 4,4*cr_field+1</i>		11-31
bnglrl		<i>Extended mnemonic for bclrl 4,4*cr_field+1</i>	(LR) ← CIA + 4.	
bnl	[cr_field], target	Branch if not less than. Use CR0 if cr_field is omitted. <i>Extended mnemonic for bc 4,4*cr_field+0,target</i>		11-20
bnila		<i>Extended mnemonic for bca 4,4*cr_field+0,target</i>		
bnil		<i>Extended mnemonic for bcl 4,4*cr_field+0,target</i>	(LR) ← CIA + 4.	
bnila		<i>Extended mnemonic for bcla 4,4*cr_field+0,target</i>	(LR) ← CIA + 4.	
bnlctr	[cr_field]	Branch if not less than, to address in CTR. Use CR0 if cr_field is omitted. <i>Extended mnemonic for bcctr 4,4*cr_field+0</i>		11-27
bnlctrl		<i>Extended mnemonic for bcctrl 4,4*cr_field+0</i>	(LR) ← CIA + 4.	
bnilr	[cr_field]	Branch if not less than, to address in LR. Use CR0 if cr_field is omitted. <i>Extended mnemonic for bclr 4,4*cr_field+0</i>		11-31
bnilrl		<i>Extended mnemonic for bclrl 4,4*cr_field+0</i>	(LR) ← CIA + 4.	

Table B-4. Extended Mnemonics for PPC403GC (cont.)

Mnemonic	Operands	Function	Other Registers Changed	Page
bns	[cr_field,] target	Branch if not summary overflow. Use CR0 if cr_field is omitted. <i>Extended mnemonic for bc 4,4*cr_field+3,target</i>		11-20
bnsa		<i>Extended mnemonic for bca 4,4*cr_field+3,target</i>		
bnsl		<i>Extended mnemonic for bcl 4,4*cr_field+3,target</i>	(LR) ← CIA + 4.	
bnsla		<i>Extended mnemonic for bcla 4,4*cr_field+3,target</i>	(LR) ← CIA + 4.	
bnsctr	[cr_field]	Branch if not summary overflow, to address in CTR. Use CR0 if cr_field is omitted. <i>Extended mnemonic for bcctr 4,4*cr_field+3</i>		11-27
bnsctrl		<i>Extended mnemonic for bcctrl 4,4*cr_field+3</i>	(LR) ← CIA + 4.	
bnslr	[cr_field]	Branch if not summary overflow, to address in LR. Use CR0 if cr_field is omitted. <i>Extended mnemonic for bclr 4,4*cr_field+3</i>		11-31
bnsrl		<i>Extended mnemonic for bcirl 4,4*cr_field+3</i>	(LR) ← CIA + 4.	
bnu	[cr_field,] target	Branch if not unordered. Use CR0 if cr_field is omitted. <i>Extended mnemonic for bc 4,4*cr_field+3,target</i>		11-20
bnuia		<i>Extended mnemonic for bca 4,4*cr_field+3,target</i>		
bnul		<i>Extended mnemonic for bcl 4,4*cr_field+3,target</i>	(LR) ← CIA + 4.	
bnula		<i>Extended mnemonic for bcla 4,4*cr_field+3,target</i>	(LR) ← CIA + 4.	

B

Table B-4. Extended Mnemonics for PPC403GC (cont.)

Mnemonic	Operands	Function	Other Registers Changed	Page
bnuctr	[cr_field]	Branch if not unordered, to address in CTR. Use CR0 if cr_field is omitted. <i>Extended mnemonic for bcctr 4,4*cr_field+3</i>		11-27
bnuctr1		<i>Extended mnemonic for bcctrl 4,4*cr_field+3</i>	(LR) ← CIA + 4.	
bnulr	[cr_field]	Branch if not unordered, to address in LR. Use CR0 if cr_field is omitted. <i>Extended mnemonic for bclr 4,4*cr_field+3</i>		11-31
bnulrl		<i>Extended mnemonic for bclrl 4,4*cr_field+3</i>	(LR) ← CIA + 4.	
bso	[cr_field,] target	Branch if summary overflow. Use CR0 if cr_field is omitted. <i>Extended mnemonic for bc 12,4*cr_field+3,target</i>		11-20
bsoa		<i>Extended mnemonic for bca 12,4*cr_field+3,target</i>		
bsol		<i>Extended mnemonic for bcl 12,4*cr_field+3,target</i>	(LR) ← CIA + 4.	
bsola		<i>Extended mnemonic for bcla 12,4*cr_field+3,target</i>	(LR) ← CIA + 4.	
bsoctr	[cr_field]	Branch if summary overflow, to address in CTR. Use CR0 if cr_field is omitted. <i>Extended mnemonic for bcctr 12,4*cr_field+3</i>		11-27
bsoctrl		<i>Extended mnemonic for bcctrl 12,4*cr_field+3</i>	(LR) ← CIA + 4.	
bsolr	[cr_field]	Branch if summary overflow, to address in LR. Use CR0 if cr_field is omitted. <i>Extended mnemonic for bclr 12,4*cr_field+3</i>		11-31
bsolrl		<i>Extended mnemonic for bclrl 12,4*cr_field+3</i>	(LR) ← CIA + 4.	

Table B-4. Extended Mnemonics for PPC403GC (cont.)

Mnemonic	Operands	Function	Other Registers Changed	Page
bt	cr_bit, target	Branch if CR _{cr_bit} = 1. <i>Extended mnemonic for bc 12,cr_bit,target</i>		11-20
bta		<i>Extended mnemonic for bca 12,cr_bit,target</i>		
btl		<i>Extended mnemonic for bcl 12,cr_bit,target</i>	(LR) ← CIA + 4.	
btla		<i>Extended mnemonic for bcla 12,cr_bit,target</i>	(LR) ← CIA + 4.	
btctr	cr_bit	Branch if CR _{cr_bit} = 1, to address in CTR. <i>Extended mnemonic for bcctr 12,cr_bit</i>		11-27
btctrl		<i>Extended mnemonic for bcctrl 12,cr_bit</i>	(LR) ← CIA + 4.	
btlr	cr_bit	Branch if CR _{cr_bit} = 1, to address in LR. <i>Extended mnemonic for bcblr 12,cr_bit</i>		11-31
btlrl		<i>Extended mnemonic for bcblrl 12,cr_bit</i>	(LR) ← CIA + 4.	
bun	[cr_field,] target	Branch if unordered. Use CR0 if cr_field is omitted. <i>Extended mnemonic for bc 12,4*cr_field+3,target</i>		11-20
buna		<i>Extended mnemonic for bca 12,4*cr_field+3,target</i>		
bunl		<i>Extended mnemonic for bcl 12,4*cr_field+3,target</i>	(LR) ← CIA + 4.	
bunla		<i>Extended mnemonic for bcla 12,4*cr_field+3,target</i>	(LR) ← CIA + 4.	
buncctr	[cr_field]	Branch if unordered, to address in CTR. Use CR0 if cr_field is omitted. <i>Extended mnemonic for bcctr 12,4*cr_field+3</i>		11-27
buncctrl		<i>Extended mnemonic for bcctrl 12,4*cr_field+3</i>	(LR) ← CIA + 4.	

B

Table B-4. Extended Mnemonics for PPC403GC (cont.)

Mnemonic	Operands	Function	Other Registers Changed	Page
bunlr	[cr_field]	Branch if unordered, to address in LR. Use CR0 if cr_field is omitted. <i>Extended mnemonic for bclr 12,4*cr_field+3</i>	(LR) ← CIA + 4.	11-31
bunlrl		<i>Extended mnemonic for bclrl 12,4*cr_field+3</i>		
clrlwi	RA, RS, n	Clear left immediate. (n < 32) (RA) _{0:n-1} ← ⁿ 0 <i>Extended mnemonic for rlwinm RA,RS,0,n,31</i>	CR[CR0]	11-130
clrlwi.		<i>Extended mnemonic for rlwinm. RA,RS,0,n,31</i>		
clrlslwi	RA, RS, b, n	Clear left and shift left immediate. (n ≤ b < 32) (RA) _{b-n:31-n} ← (RS) _{b:31} (RA) _{32-n:31} ← ⁿ 0 (RA) _{0:b-n-1} ← ^{b-n} 0 <i>Extended mnemonic for rlwinm RA,RS,n,b-n,31-n</i>	CR[CR0]	11-130
clrlslwi.		<i>Extended mnemonic for rlwinm. RA,RS,n,b-n,31-n</i>		
cirrwi	RA, RS, n	Clear right immediate. (n < 32) (RA) _{32-n:31} ← ⁿ 0 <i>Extended mnemonic for rlwinm RA,RS,0,0,31-n</i>	CR[CR0]	11-130
cirrwi.		<i>Extended mnemonic for rlwinm. RA,RS,0,0,31-n</i>		
cmplw	[BF,] RA, RB	Compare Logical Word. Use CR0 if BF is omitted. <i>Extended mnemonic for cmpl BF,0,RA,RB</i>		11-38
cmplwi	[BF,] RA, IM	Compare Logical Word Immediate. Use CR0 if BF is omitted. <i>Extended mnemonic for cmpli BF,0,RA,IM</i>		11-39
cmpw	[BF,] RA, RB	Compare Word. Use CR0 if BF is omitted. <i>Extended mnemonic for cmp BF,0,RA,RB</i>		11-36

Table B-4. Extended Mnemonics for PPC403GC (cont.)

Mnemonic	Operands	Function	Other Registers Changed	Page
cmpwi	[BF,] RA, IM	Compare Word Immediate. Use CR0 if BF is omitted. <i>Extended mnemonic for cmpi BF,0,RA,IM</i>		11-37
crcir	bx	Condition register clear. <i>Extended mnemonic for crxor bx,bx,bx</i>		11-48
crmove	bx, by	Condition register move. <i>Extended mnemonic for cror bx,by,by</i>		11-46
crnot	bx, by	Condition register not. <i>Extended mnemonic for crnor bx,by,by</i>		11-45
crset	bx	Condition register set. <i>Extended mnemonic for creqv bx,bx,bx</i>		11-43
extlwi	RA, RS, n, b	Extract and left justify immediate. (n > 0) $(RA)_{0:n-1} \leftarrow (RS)_{b:b+n-1}$ $(RA)_{n:31} \leftarrow 32-n0$ <i>Extended mnemonic for rlwinm RA,RS,b,0,n-1</i>		11-130
extlwi.		<i>Extended mnemonic for rlwinm. RA,RS,b,0,n-1</i>	CR[CR0]	
extrwi	RA, RS, n, b	Extract and right justify immediate. (n > 0) $(RA)_{32-n:31} \leftarrow (RS)_{b:b+n-1}$ $(RA)_{0:31-n} \leftarrow 32-n0$ <i>Extended mnemonic for rlwinm RA,RS,b+n,32-n,31</i>		11-130
extrwi.		<i>Extended mnemonic for rlwinm. RA,RS,b+n,32-n,31</i>	CR[CR0]	
inslwi	RA, RS, n, b	Insert from left immediate. (n > 0) $(RA)_{b:b+n-1} \leftarrow (RS)_{0:n-1}$ <i>Extended mnemonic for rlwimi RA,RS,32-b,b,b+n-1</i>		11-129
inslwi.		<i>Extended mnemonic for rlwimi. RA,RS,32-b,b,b+n-1</i>	CR[CR0]	

B

Table B-4. Extended Mnemonics for PPC403GC (cont.)

Mnemonic	Operands	Function	Other Registers Changed	Page
insrwi	RA, RS, n, b	Insert from right immediate. ($n > 0$) $(RA)_{b:b+n-1} \leftarrow (RS)_{32-n:31}$ <i>Extended mnemonic for rlwimi RA,RS,32-b-n,b,b+n-1</i>	CR[CR0]	11-129
insrwi.		<i>Extended mnemonic for rlwimi. RA,RS,32-b-n,b,b+n-1</i>		
la	RT, D(RA)	Load address. ($RA \neq 0$) D is an offset from a base address that is assumed to be (RA). $(RT) \leftarrow (RA) + \text{EXTS}(D)$ <i>Extended mnemonic for addi RT,RA,D</i>		11-9
li	RT, IM	Load immediate. $(RT) \leftarrow \text{EXTS}(IM)$ <i>Extended mnemonic for addi RT,0,value</i>		11-9
lis	RT, IM	Load immediate shifted. $(RT) \leftarrow (IM \parallel 16^0)$ <i>Extended mnemonic for addis RT,0,value</i>		11-12

B

Table B-4. Extended Mnemonics for PPC403GC (cont.)

Mnemonic	Operands	Function	Other Registers Changed	Page
mfbear mfbesr mfbr0 mfbr1 mfbr2 mfbr3 mfbr4 mfbr5 mfbr6 mfbr7 mfdmacc0 mfdmacc1 mfdmacc2 mfdmacc3 mfdmacr0 mfdmacr1 mfdmacr2 mfdmacr3 mfdmact0 mfdmact1 mfdmact2 mfdmact3 mfdmada0 mfdmada1 mfdmada2 mfdmada3 mfdmaса0 mfdmaса1 mfdmaса2 mfdmaса3 mfmasr mfexisr mfexier mfioср	RT	Move from device control register DCRN. <i>Extended mnemonic for mfdr RT,DCRN</i> See Table 12-3 on page 4 for listing of valid DCRN values.		11-104

Table B-4. Extended Mnemonics for PPC403GC (cont.)

Mnemonic	Operands	Function	Other Registers Changed	Page
mfcdbcr mfctr mfdac1 mfdac2 mfdbsr mfdccr mfdcwr mfdear mfesr mfevpr mfiac1 mfiac2 mficcr mficdbdr mflr mfpbl1 mfpbl2 mfpbu1 mfpbu2 mfpid mfpit mfpvr mfsgs mfspreg0 mfspreg1 mfspreg2 mfspreg3 mfssrr0 mfssrr1 mfssrr2 mfssrr3 mftbhi mftbhu mftblo mftblu mftcr mftsr mfixer mfzpr	RT	Move from special purpose register SPRN. <i>Extended mnemonic for mfspr RT,SPRN</i> See Table 12-2 on page 2 for listing of valid SPRN values.		11-107
mr	RT, RS	Move register. $(RT) \leftarrow (RS)$ <i>Extended mnemonic for or RT,RS,RS</i>		11-123
mr.		<i>Extended mnemonic for or. RT,RS,RS</i>	CR[CR0]	

B

Table B-4. Extended Mnemonics for PPC403GC (cont.)

Mnemonic	Operands	Function	Other Registers Changed	Page
mtcr	RS	Move to Condition Register. <i>Extended mnemonic for mtcrf 0xFF,RS</i>		11-109
mtbear mtbesr mtbr0 mtbr1 mtbr2 mtbr3 mtbr4 mtbr5 mtbr6 mtbr7 mtdmacc0 mtdmacc1 mtdmacc2 mtdmacc3 mtdmacr0 mtdmacr1 mtdmacr2 mtdmacr3 mtdmact0 mtdmact1 mtdmact2 mtdmact3 mtdmada0 mtdmada1 mtdmada2 mtdmada3 mtdmasa0 mtdmasa1 mtdmasa2 mtdmasa3 mtdmasr mtexisr mtexier mtiocr	RS	Move to device control register DCRN. <i>Extended mnemonic for mtdcr DCRN,RS</i> See Table 12-3 on page 4 for listing of valid DCRN values.		11-111

Table B-4. Extended Mnemonics for PPC403GC (cont.)

Mnemonic	Operands	Function	Other Registers Changed	Page
mtcdbcr mtctr mtdac1 mtdac2 mtdbsr mtdccr mtdcwr mtesr mtevpr mtiac1 mtiac2 mticcr mticdbdr mtlr mtpbl1 mtpbl2 mtpbu1 mtpbu2 mtpid mtpit mtsgr mtsprg0 mtsprg1 mtsprg2 mtsprg3 mtsrr0 mtsrr1 mtsrr2 mtsrr3 mttbhi mttblo mttcr mttsr mtxer mtzpr	RS	<p>Move to special purpose register SPRN. <i>Extended mnemonic for mtspr SPRN,RS</i></p> <p>See Table 12-2 on page 2 for listing of valid SPRN values.</p>		11-114
nop		<p>Preferred no-op, triggers optimizations based on no-ops. <i>Extended mnemonic for ori 0,0,0</i></p>		11-125

B

Table B-4. Extended Mnemonics for PPC403GC (cont.)

Mnemonic	Operands	Function	Other Registers Changed	Page
not	RA, RS	Complement register. $(RA) \leftarrow \neg(RS)$ <i>Extended mnemonic for nor RA,RS,RS</i>	CR[CR0]	11-122
not.		<i>Extended mnemonic for nor. RA,RS,RS</i>		
rotlw	RA, RS, RB	Rotate left. $(RA) \leftarrow \text{ROTL}((RS), (RB)_{27:31})$ <i>Extended mnemonic for rlwnm RA,RS,RB,0,31</i>	CR[CR0]	11-133
rotlw.		<i>Extended mnemonic for rlwnm. RA,RS,RB,0,31</i>		
rotlwi	RA, RS, n	Rotate left immediate. $(RA) \leftarrow \text{ROTL}((RS), n)$ <i>Extended mnemonic for rlwinm RA,RS,n,0,31</i>	CR[CR0]	11-130
rotlwi.		<i>Extended mnemonic for rlwinm. RA,RS,n,0,31</i>		
rotrwi	RA, RS, n	Rotate right immediate. $(RA) \leftarrow \text{ROTL}((RS), 32-n)$ <i>Extended mnemonic for rlwinm RA,RS,32-n,0,31</i>	CR[CR0]	11-130
rotrwi.		<i>Extended mnemonic for rlwinm. RA,RS,32-n,0,31</i>		
slwi	RA, RS, n	Shift left immediate. ($n < 32$) $(RA)_{0:31-n} \leftarrow (RS)_{n:31}$ $(RA)_{32-n:31} \leftarrow ^n0$ <i>Extended mnemonic for rlwinm RA,RS,n,0,31-n</i>	CR[CR0]	11-130
slwi.		<i>Extended mnemonic for rlwinm. RA,RS,n,0,31-n</i>		
srwi	RA, RS, n	Shift right immediate. ($n < 32$) $(RA)_{n:31} \leftarrow (RS)_{0:31-n}$ $(RA)_{0:n-1} \leftarrow ^n0$ <i>Extended mnemonic for rlwinm RA,RS,32-n,n,31</i>	CR[CR0]	11-130
srwi.		<i>Extended mnemonic for rlwinm. RA,RS,32-n,n,31</i>		

Table B-4. Extended Mnemonics for PPC403GC (cont.)

Mnemonic	Operands	Function	Other Registers Changed	Page
sub	RT, RA, RB	Subtract (RB) from (RA). $(RT) \leftarrow -(RB) + (RA) + 1.$ <i>Extended mnemonic for subf RT,RB,RA</i>	CR[CR0]	11-159
sub.		<i>Extended mnemonic for subf. RT,RB,RA</i>		
subo		<i>Extended mnemonic for subfo RT,RB,RA</i>		
subo.		<i>Extended mnemonic for subfo. RT,RB,RA</i>		
subc	RT, RA, RB	Subtract (RB) from (RA). $(RT) \leftarrow -(RB) + (RA) + 1.$ Place carry-out in XER[CA]. <i>Extended mnemonic for subfc RT,RB,RA</i>	XER[SO, OV]	11-160
subc.		<i>Extended mnemonic for subfc. RT,RB,RA</i>		
subco		<i>Extended mnemonic for subfco RT,RB,RA</i>		
subco.		<i>Extended mnemonic for subfco. RT,RB,RA</i>		
subi	RT, RA, IM	Subtract EXTS(IM) from (RAI0). Place result in RT. <i>Extended mnemonic for addi RT,RA,-IM</i>	CR[CR0]	11-9
subic	RT, RA, IM	Subtract EXTS(IM) from (RA). Place result in RT. Place carry-out in XER[CA]. <i>Extended mnemonic for addic RT,RA,-IM</i>		
subic.	RT, RA, IM	Subtract EXTS(IM) from (RA). Place result in RT. Place carry-out in XER[CA]. <i>Extended mnemonic for addic. RT,RA,-IM</i>	CR[CR0]	11-11
subis	RT, RA, IM	Subtract $(IM \parallel 16_0)$ from (RAI0). Place result in RT. <i>Extended mnemonic for addis RT,RA,-IM</i>	XER[SO, OV]	11-12

B

Table B-4. Extended Mnemonics for PPC403GC (cont.)

Mnemonic	Operands	Function	Other Registers Changed	Page
tlbrehi	RT, RA	Load TLBHI portion of the selected TLB entry into RT. Load the PID register with the contents of the TID field of the selected TLB entry. $(RT) \leftarrow TLBHI[(RA)]$ $(PID) \leftarrow TLB[(RA)]_{TID}$ <i>Extended mnemonic for tlbre RT,RA,0</i>		11-168
tlbrelo	RT, RA	Load TLBLO portion of the selected TLB entry into RT. $(RT) \leftarrow TLBLO[(RA)]$ <i>Extended mnemonic for tlbre RT,RA,1</i>		11-168
tlbweli	RS, RA	Write TLBHI portion of the selected TLB entry from RS. Write the TID field of the selected TLB entry from the PID register. $TLBHI[(RA)] \leftarrow (RS)$ $TLB[(RA)]_{TID} \leftarrow (PID)_{24:31}$ <i>Extended mnemonic for tlbweli RS,RA,0</i>		11-172
tlbwelo	RS, RA	Write TLBLO portion of the selected TLB entry from RS. $TLBLO[(RA)] \leftarrow (RS)$ <i>Extended mnemonic for tlbwelo RS,RA,1</i>		11-172

Table B-4. Extended Mnemonics for PPC403GC (cont.)

Mnemonic	Operands	Function	Other Registers Changed	Page
trap	RA, RB	Trap unconditionally. <i>Extended mnemonic for tw 31,0,0</i>		11-174
tweq		Trap if (RA) equal to (RB). <i>Extended mnemonic for tw 4,RA,RB</i>		
twge		Trap if (RA) greater than or equal to (RB). <i>Extended mnemonic for tw 12,RA,RB</i>		
twgt		Trap if (RA) greater than (RB). <i>Extended mnemonic for tw 8,RA,RB</i>		
twle		Trap if (RA) less than or equal to (RB). <i>Extended mnemonic for tw 20,RA,RB</i>		
twlge		Trap if (RA) logically greater than or equal to (RB). <i>Extended mnemonic for tw 5,RA,RB</i>		
twlgt		Trap if (RA) logically greater than (RB). <i>Extended mnemonic for tw 1,RA,RB</i>		
twlle		Trap if (RA) logically less than or equal to (RB). <i>Extended mnemonic for tw 6,RA,RB</i>		
twllt		Trap if (RA) logically less than (RB). <i>Extended mnemonic for tw 2,RA,RB</i>		
twlng		Trap if (RA) logically not greater than (RB). <i>Extended mnemonic for tw 6,RA,RB</i>		
twlnl		Trap if (RA) logically not less than (RB). <i>Extended mnemonic for tw 5,RA,RB</i>		
twlt		Trap if (RA) less than (RB). <i>Extended mnemonic for tw 16,RA,RB</i>		
twne		Trap if (RA) not equal to (RB). <i>Extended mnemonic for tw 24,RA,RB</i>		
twng		Trap if (RA) not greater than (RB). <i>Extended mnemonic for tw 20,RA,RB</i>		
twnl		Trap if (RA) not less than (RB). <i>Extended mnemonic for tw 12,RA,RB</i>		

B

Table B-4. Extended Mnemonics for PPC403GC (cont.)

Mnemonic	Operands	Function	Other Registers Changed	Page
tweqi	RA, IM	Trap if (RA) equal to EXTS(IM). <i>Extended mnemonic for twi 4,RA,IM</i>		11-177
twgei		Trap if (RA) greater than or equal to EXTS(IM). <i>Extended mnemonic for twi 12,RA,IM</i>		
twgti		Trap if (RA) greater than EXTS(IM). <i>Extended mnemonic for twi 8,RA,IM</i>		
twlei		Trap if (RA) less than or equal to EXTS(IM). <i>Extended mnemonic for twi 20,RA,IM</i>		
twlgei		Trap if (RA) logically greater than or equal to EXTS(IM). <i>Extended mnemonic for twi 5,RA,IM</i>		
twlgti		Trap if (RA) logically greater than EXTS(IM). <i>Extended mnemonic for twi 1,RA,IM</i>		
twllei		Trap if (RA) logically less than or equal to EXTS(IM). <i>Extended mnemonic for twi 6,RA,IM</i>		
twllti		Trap if (RA) logically less than EXTS(IM). <i>Extended mnemonic for twi 2,RA,IM</i>		
twlngi		Trap if (RA) logically not greater than EXTS(IM). <i>Extended mnemonic for twi 6,RA,IM</i>		
twlnli		Trap if (RA) logically not less than EXTS(IM). <i>Extended mnemonic for twi 5,RA,IM</i>		
twlti		Trap if (RA) less than EXTS(IM). <i>Extended mnemonic for twi 16,RA,IM</i>		
twnei		Trap if (RA) not equal to EXTS(IM). <i>Extended mnemonic for twi 24,RA,IM</i>		
twngi		Trap if (RA) not greater than EXTS(IM). <i>Extended mnemonic for twi 20,RA,IM</i>		
twnli		Trap if (RA) not less than EXTS(IM). <i>Extended mnemonic for twi 12,RA,IM</i>		

B

B.5 Storage Reference Instructions

The PPC403GC uses load and store instructions to transfer data between memory and the general purpose registers. Load and store instructions operate on byte, halfword and word data. The Storage Reference instructions also support loading or storing multiple registers, character strings, and byte-reversed data. Table B-5 shows the Storage Reference instructions available for use in the PPC403GC.

Table B-5. Storage Reference Instructions

Mnemonic	Operands	Function	Other Registers Changed	Page
Ibz	RT, D(RA)	Load byte from EA = (RAI0) + EXTS(D) and pad left with zeroes, (RT) $\leftarrow 2^40 \parallel MS(EA,1)$.		11-77
Ibzu	RT, D(RA)	Load byte from EA = (RAI0) + EXTS(D) and pad left with zeroes, (RT) $\leftarrow 2^40 \parallel MS(EA,1)$. Update the base address, (RA) $\leftarrow EA$.		11-78
Ibzux	RT, RA, RB	Load byte from EA = (RAI0) + (RB) and pad left with zeroes, (RT) $\leftarrow 2^40 \parallel MS(EA,1)$. Update the base address, (RA) $\leftarrow EA$.		11-79
Ibxz	RT, RA, RB	Load byte from EA = (RAI0) + (RB) and pad left with zeroes, (RT) $\leftarrow 2^40 \parallel MS(EA,1)$.		11-80
Iha	RT, D(RA)	Load halfword from EA = (RAI0) + EXTS(D) and sign extend, (RT) $\leftarrow EXTS(MS(EA,2))$.		11-81
Ihau	RT, D(RA)	Load halfword from EA = (RAI0) + EXTS(D) and sign extend, (RT) $\leftarrow EXTS(MS(EA,2))$. Update the base address, (RA) $\leftarrow EA$.		11-82
Ihaux	RT, RA, RB	Load halfword from EA = (RAI0) + (RB) and sign extend, (RT) $\leftarrow EXTS(MS(EA,2))$. Update the base address, (RA) $\leftarrow EA$.		11-83
Ihax	RT, RA, RB	Load halfword from EA = (RAI0) + (RB) and sign extend, (RT) $\leftarrow EXTS(MS(EA,2))$.		11-84

Table B-5. Storage Reference Instructions (cont.)

Mnemonic	Operands	Function	Other Registers Changed	Page
Ihbrx	RT, RA, RB	Load halfword from EA = (RAI0) + (RB) then reverse byte order and pad left with zeroes, (RT) $\leftarrow 16_0 \parallel MS(EA+1,1) \parallel MS(EA,1)$.		11-85
Ihz	RT, D(RA)	Load halfword from EA = (RAI0) + EXTS(D) and pad left with zeroes, (RT) $\leftarrow 16_0 \parallel MS(EA,2)$.		11-86
Ihzu	RT, D(RA)	Load halfword from EA = (RAI0) + EXTS(D) and pad left with zeroes, (RT) $\leftarrow 16_0 \parallel MS(EA,2)$. Update the base address, (RA) $\leftarrow EA$.		11-87
Ihzux	RT, RA, RB	Load halfword from EA = (RAI0) + (RB) and pad left with zeroes, (RT) $\leftarrow 16_0 \parallel MS(EA,2)$. Update the base address, (RA) $\leftarrow EA$.		11-88
Ihzx	RT, RA, RB	Load halfword from EA = (RAI0) + (RB) and pad left with zeroes, (RT) $\leftarrow 16_0 \parallel MS(EA,2)$.		11-89
Imw	RT, D(RA)	Load multiple words starting from EA = (RAI0) + EXTS(D). Place into consecutive registers, RT through GPR(31). RA is not altered unless RA = GPR(31).		11-90
Iswi	RT, RA, NB	Load consecutive bytes from EA=(RAI0). Number of bytes n=32 if NB=0, else n=NB. Stack bytes into words in CEIL(n/4) consecutive registers starting with RT, to $R_{FINAL} \leftarrow ((RT + CEIL(n/4) - 1) \% 32)$. GPR(0) is consecutive to GPR(31). RA is not altered unless RA = R_{FINAL} .		11-91
Iswx	RT, RA, RB	Load consecutive bytes from EA=(RAI0)+(RB). Number of bytes n=XER[TBC]. Stack bytes into words in CEIL(n/4) consecutive registers starting with RT, to $R_{FINAL} \leftarrow ((RT + CEIL(n/4) - 1) \% 32)$. GPR(0) is consecutive to GPR(31). RA is not altered unless RA = R_{FINAL} . RB is not altered unless RB = R_{FINAL} . If n=0, content of RT is undefined.		11-93

B

Table B-5. Storage Reference Instructions (cont.)

Mnemonic	Operands	Function	Other Registers Changed	Page
lwarx	RT, RA, RB	Load word from EA = (RAI0) + (RB) and place in RT, (RT) \leftarrow MS(EA,4). Set the Reservation bit.		11-95
lwbrx	RT, RA, RB	Load word from EA = (RAI0) + (RB) then reverse byte order, (RT) \leftarrow MS(EA+3,1) MS(EA+2,1) MS(EA+1,1) MS(EA,1).		11-96
lwz	RT, D(RA)	Load word from EA = (RAI0) + EXTS(D) and place in RT, (RT) \leftarrow MS(EA,4).		11-97
lwzu	RT, D(RA)	Load word from EA = (RAI0) + EXTS(D) and place in RT, (RT) \leftarrow MS(EA,4). Update the base address, (RA) \leftarrow EA.		11-98
lwzux	RT, RA, RB	Load word from EA = (RAI0) + (RB) and place in RT, (RT) \leftarrow MS(EA,4). Update the base address, (RA) \leftarrow EA.		11-99
lwzx	RT, RA, RB	Load word from EA = (RAI0) + (RB) and place in RT, (RT) \leftarrow MS(EA,4).		11-100
stb	RS, D(RA)	Store byte (RS) _{24:31} in memory at EA = (RAI0) + EXTS(D).		11-139
stbu	RS, D(RA)	Store byte (RS) _{24:31} in memory at EA = (RAI0) + EXTS(D). Update the base address, (RA) \leftarrow EA.		11-140
stbux	RS, RA, RB	Store byte (RS) _{24:31} in memory at EA = (RAI0) + (RB). Update the base address, (RA) \leftarrow EA.		11-141
stbx	RS, RA, RB	Store byte (RS) _{24:31} in memory at EA = (RAI0) + (RB).		11-142
sth	RS, D(RA)	Store halfword (RS) _{16:31} in memory at EA = (RAI0) + EXTS(D).		11-143

Table B-5. Storage Reference Instructions (cont.)

Mnemonic	Operands	Function	Other Registers Changed	Page
sthbrx	RS, RA, RB	Store halfword (RS) _{16:31} byte-reversed in memory at EA = (RAI0) + (RB). MS(EA, 2) ← (RS) _{24:31} (RS) _{16:23}		11-144
sthu	RS, D(RA)	Store halfword (RS) _{16:31} in memory at EA = (RAI0) + EXTS(D). Update the base address, (RA) ← EA.		11-145
sthux	RS, RA, RB	Store halfword (RS) _{16:31} in memory at EA = (RAI0) + (RB). Update the base address, (RA) ← EA.		11-146
sthx	RS, RA, RB	Store halfword (RS) _{16:31} in memory at EA = (RAI0) + (RB).		11-147
stmw	RS, D(RA)	Store consecutive words from RS through GPR(31) in memory starting at EA = (RAI0) + EXTS(D).		11-148
stswi	RS, RA, NB	Store consecutive bytes in memory starting at EA=(RAI0). Number of bytes n=32 if NB=0, else n=NB. Bytes are unstacked from CEIL(n/4) consecutive registers starting with RS. GPR(0) is consecutive to GPR(31).		11-149
stswx	RS, RA, RB	Store consecutive bytes in memory starting at EA=(RAI0)+(RB). Number of bytes n=XER[TBC]. Bytes are unstacked from CEIL(n/4) consecutive registers starting with RS. GPR(0) is consecutive to GPR(31).		11-150
stw	RS, D(RA)	Store word (RS) in memory at EA = (RAI0) + EXTS(D).		11-152
stwbrx	RS, RA, RB	Store word (RS) byte-reversed in memory at EA = (RAI0) + (RB). MS(EA, 4) ← (RS) _{24:31} (RS) _{16:23} (RS) _{8:15} (RS) _{0:7}		11-153

B

Table B-5. Storage Reference Instructions (cont.)

Mnemonic	Operands	Function	Other Registers Changed	Page
stwcx.	RS, RA, RB	Store word (RS) in memory at EA = (RAI0) + (RB) only if reservation bit is set. if RESERVE = 1 then MS(EA, 4) ← (RS) RESERVE ← 0 (CR[CR0]) ← $^20 \parallel 1 \parallel XER_{so}$ else (CR[CR0]) ← $^20 \parallel 0 \parallel XER_{so}$.		11-154
stwu	RS, D(RA)	Store word (RS) in memory at EA = (RAI0) + EXTS(D). Update the base address, (RA) ← EA.		11-156
stwux	RS, RA, RB	Store word (RS) in memory at EA = (RAI0) + (RB). Update the base address, (RA) ← EA.		11-157
stwx	RS, RA, RB	Store word (RS) in memory at EA = (RAI0) + (RB).		11-158

B.6 Arithmetic and Logical Instructions

Table B-6 shows the set of arithmetic and logical instructions supported by the PPC403GC. Arithmetic operations are performed on integer or ordinal operands stored in registers. Instructions using two operands are defined in a three operand format where the operation is performed on the operands stored in two registers and the result is placed in a third register. Instructions using one operand are defined in a two operand format where the operation is performed on the operand in one register and the result is placed in another register. Several instructions also have immediate formats in which one operand is coded as part of the instruction itself. Most arithmetic and logical instructions can optionally set the condition code register based on the outcome of the instruction.

Table B-6. Arithmetic and Logical Instructions

Mnemonic	Operands	Function	Other Registers Changed	Page
add	RT, RA, RB	Add (RA) to (RB). Place result in RT.		11-6
add.			CR[CR0]	
addo			XER[SO, OV]	
addo.			CR[CR0] XER[SO, OV]	
addc	RT, RA, RB	Add (RA) to (RB). Place result in RT. Place carry-out in XER[CA].		11-7
addc.			CR[CR0]	
addco			XER[SO, OV]	
addco.			CR[CR0] XER[SO, OV]	
adde	RT, RA, RB	Add XER[CA], (RA), (RB). Place result in RT. Place carry-out in XER[CA].		11-8
adde.			CR[CR0]	
addeo			XER[SO, OV]	
addeo.			CR[CR0] XER[SO, OV]	
addi	RT, RA, IM	Add EXTS(IM) to (RAI0). Place result in RT.		11-9
addic	RT, RA, IM	Add EXTS(IM) to (RAI0). Place result in RT. Place carry-out in XER[CA].		11-10
addic.	RT, RA, IM	Add EXTS(IM) to (RAI0). Place result in RT. Place carry-out in XER[CA].	CR[CR0]	11-11

Table B-6. Arithmetic and Logical Instructions (cont.)

Mnemonic	Operands	Function	Other Registers Changed	Page
addis	RT, RA, IM	Add (IM $^{16}0$) to (RA 0). Place result in RT.		11-12
addme	RT, RA	Add XER[CA], (RA), (-1). Place result in RT. Place carry-out in XER[CA].		11-13
addme.			CR[CR0]	
addmeo			XER[SO, OV]	
addmeo.			CR[CR0] XER[SO, OV]	
addze	RT, RA	Add XER[CA] to (RA). Place result in RT. Place carry-out in XER[CA].		11-14
addze.			CR[CR0]	
addzeo			XER[SO, OV]	
addzeo.			CR[CR0] XER[SO, OV]	
and	RA, RS, RB	AND (RS) with (RB). Place result in RA.		11-15
and.			CR[CR0]	
andc	RA, RS, RB	AND (RS) with \neg (RB). Place result in RA.		11-16
andc.			CR[CR0]	
andi.	RA, RS, IM	AND (RS) with ($^{16}0$ IM). Place result in RA.	CR[CR0]	11-17
andis.	RA, RS, IM	AND (RS) with (IM $^{16}0$). Place result in RA.	CR[CR0]	11-18
cntlzw	RA, RS	Count leading zeros in RS. Place result in RA.		11-40
cntlzw.			CR[CR0]	
divw	RT, RA, RB	Divide (RA) by (RB), signed. Place result in RT.		11-62
divw.			CR[CR0]	
divwo			XER[SO, OV]	
divwo.			CR[CR0] XER[SO, OV]	

B

Table B-6. Arithmetic and Logical Instructions (cont.)

Mnemonic	Operands	Function	Other Registers Changed	Page
divwu	RT, RA, RB	Divide (RA) by (RB), unsigned. Place result in RT.		11-63
divwu.			CR[CR0]	
divwuo			XER[SO, OV]	
divwuo.			CR[CR0] XER[SO, OV]	
eqv	RA, RS, RB	Equivalence of (RS) with (RB). $(RA) \leftarrow \neg((RS) \oplus (RB))$		11-65
eqv.			CR[CR0]	
extsb	RA, RS	Extend the sign of byte (RS) _{24:31} . Place the result in RA.		11-66
extsb.			CR[CR0]	
extsh	RA, RS	Extend the sign of halfword (RS) _{16:31} . Place the result in RA.		11-67
extsh.			CR[CR0]	
mulhw	RT, RA, RB	Multiply (RA) and (RB), signed. Place hi-order result in RT. $prod_{0:63} \leftarrow (RA) \times (RB)$ (signed). $(RT) \leftarrow prod_{0:31}$.		11-116
mulhw.			CR[CR0]	
mulhwu	RT, RA, RB	Multiply (RA) and (RB), unsigned. Place hi-order result in RT. $prod_{0:63} \leftarrow (RA) \times (RB)$ (unsigned). $(RT) \leftarrow prod_{0:31}$.		11-117
mulhwu.			CR[CR0]	
mulli	RT, RA, IM	Multiply (RA) and IM, signed. Place lo-order result in RT. $prod_{0:47} \leftarrow (RA) \times IM$ (signed) $(RT) \leftarrow prod_{16:47}$		11-118
mullw	RT, RA, RB	Multiply (RA) and (RB), signed. Place lo-order result in RT. $prod_{0:63} \leftarrow (RA) \times (RB)$ (signed). $(RT) \leftarrow prod_{32:63}$.		11-119
mullw.			CR[CR0]	
mullwo			XER[SO, OV]	
mullwo.			CR[CR0] XER[SO, OV]	
nand	RA, RS, RB	NAND (RS) with (RB). Place result in RA.		11-120
nand.			CR[CR0]	

B

Table B-6. Arithmetic and Logical Instructions (cont.)

Mnemonic	Operands	Function	Other Registers Changed	Page
neg	RT, RA	Negative (two's complement) of RA. $(RT) \leftarrow \neg(RA) + 1$		11-121
neg.			CR[CR0]	
nego			XER[SO, OV]	
nego.			CR[CR0] XER[SO, OV]	
nor	RA, RS, RB	NOR (RS) with (RB). Place result in RA.		11-122
nor.			CR[CR0]	
or	RA, RS, RB	OR (RS) with (RB). Place result in RA.		11-123
or.			CR[CR0]	
orc	RA, RS, RB	OR (RS) with $\neg(RB)$. Place result in RA.		11-124
orc.			CR[CR0]	
ori	RA, RS, IM	OR (RS) with ($^{16}0 \parallel IM$). Place result in RA.		11-125
oris	RA, RS, IM	OR (RS) with ($IM \parallel ^{16}0$). Place result in RA.		11-126
subf	RT, RA, RB	Subtract (RA) from (RB). $(RT) \leftarrow \neg(RA) + (RB) + 1$.		11-159
subf.			CR[CR0]	
subfo			XER[SO, OV]	
subfo.			CR[CR0] XER[SO, OV]	
subfc	RT, RA, RB	Subtract (RA) from (RB). $(RT) \leftarrow \neg(RA) + (RB) + 1$. Place carry-out in XER[CA].		11-160
subfc.			CR[CR0]	
subfco			XER[SO, OV]	
subfco.			CR[CR0] XER[SO, OV]	
subfe	RT, RA, RB	Subtract (RA) from (RB) with carry-in. $(RT) \leftarrow \neg(RA) + (RB) + XER[CA]$. Place carry-out in XER[CA].		11-162
subfe.			CR[CR0]	
subfeo			XER[SO, OV]	
subfeo.			CR[CR0] XER[SO, OV]	

Table B-6. Arithmetic and Logical Instructions (cont.)

Mnemonic	Operands	Function	Other Registers Changed	Page
subfic	RT, RA, IM	Subtract (RA) from EXTS(IM). $(RT) \leftarrow \neg(RA) + EXTS(IM) + 1.$ Place carry-out in XER[CA].		11-163
subfme	RT, RA, RB	Subtract (RA) from (-1) with carry-in. $(RT) \leftarrow \neg(RA) + (-1) + XER[CA].$ Place carry-out in XER[CA].		11-164
subfme.			CR[CR0]	
subfmeo			XER[SO, OV]	
subfmeo.			CR[CR0] XER[SO, OV]	
subfze	RT, RA, RB	Subtract (RA) from zero with carry-in. $(RT) \leftarrow \neg(RA) + XER[CA].$ Place carry-out in XER[CA].		11-165
subfze.			CR[CR0]	
subfzeo			XER[SO, OV]	
subfzeo.			CR[CR0] XER[SO, OV]	
xor	RA, RS, RB	XOR (RS) with (RB). Place result in RA.		11-182
xor.			CR[CR0]	
xori	RA, RS, IM	XOR (RS) with ($^{16}0 \parallel IM$). Place result in RA.		11-183
xoris	RA, RS, IM	XOR (RS) with (IM \parallel $^{16}0$). Place result in RA.		11-184

B.7 Condition Register Logical Instructions

Condition Register (CR) logical instructions allow the user to combine the results of several comparisons without incurring the overhead of conditional branching. These instructions can significantly improve code performance if multiple conditions are tested prior to making a branch decision. Table B-7 summarizes the CR logical instructions.

Table B-7. Condition Register Logical Instructions

Mnemonic	Operands	Function	Other Registers Changed	Page
crand	BT, BA, BB	AND bit (CR_{BA}) with (CR_{BB}). Place result in CR_{BT} .		11-41
crandc	BT, BA, BB	AND bit (CR_{BA}) with $\neg(CR_{BB})$. Place result in CR_{BT} .		11-42
creqv	BT, BA, BB	Equivalence of bit CR_{BA} with CR_{BB} . $CR_{BT} \leftarrow \neg(CR_{BA} \oplus CR_{BB})$		11-43
crnand	BT, BA, BB	NAND bit (CR_{BA}) with (CR_{BB}). Place result in CR_{BT} .		11-44
crnor	BT, BA, BB	NOR bit (CR_{BA}) with (CR_{BB}). Place result in CR_{BT} .		11-45
cror	BT, BA, BB	OR bit (CR_{BA}) with (CR_{BB}). Place result in CR_{BT} .		11-46
crorc	BT, BA, BB	OR bit (CR_{BA}) with $\neg(CR_{BB})$. Place result in CR_{BT} .		11-47
crxor	BT, BA, BB	XOR bit (CR_{BA}) with (CR_{BB}). Place result in CR_{BT} .		11-48
mcrf	BF, BFA	Move CR field, $(CR[CRn]) \leftarrow (CR[CRm])$ where $m \leftarrow BFA$ and $n \leftarrow BF$.		11-101

B.8 Branch Instructions

The architecture provides conditional and unconditional branches to any storage location. The conditional branch instructions test condition codes set previously and branch accordingly. Conditional branch instructions may decrement and test the Count Register (CTR) as part of determination of the branch condition and may save the return address in the Link Register (LR). The target address for a branch may be a displacement from the current instruction address (CIA), or may be contained in the LR or CTR, or may be an absolute address.

Table B-8. Branch Instructions

Mnemonic	Operands	Function	Other Registers Changed	Page
b	target	Branch unconditional relative. LI \leftarrow (target - CIA) _{6:29} NIA \leftarrow CIA + EXTS(LI ² 0)		11-19
ba		Branch unconditional absolute. LI \leftarrow target _{6:29} NIA \leftarrow EXTS(LI ² 0)		
bl		Branch unconditional relative. LI \leftarrow (target - CIA) _{6:29} NIA \leftarrow CIA + EXTS(LI ² 0)	(LR) \leftarrow CIA + 4.	
bla		Branch unconditional absolute. LI \leftarrow target _{6:29} NIA \leftarrow EXTS(LI ² 0)	(LR) \leftarrow CIA + 4.	
bc	BO, BI, target	Branch conditional relative. BD \leftarrow (target - CIA) _{16:29} NIA \leftarrow CIA + EXTS(BD ² 0)	CTR if BO ₂ = 0.	11-20
bca		Branch conditional absolute. BD \leftarrow target _{16:29} NIA \leftarrow EXTS(BD ² 0)	CTR if BO ₂ = 0.	
bcl		Branch conditional relative. BD \leftarrow (target - CIA) _{16:29} NIA \leftarrow CIA + EXTS(BD ² 0)	CTR if BO ₂ = 0. (LR) \leftarrow CIA + 4.	
bcla		Branch conditional absolute. BD \leftarrow target _{16:29} NIA \leftarrow EXTS(BD ² 0)	CTR if BO ₂ = 0. (LR) \leftarrow CIA + 4.	
bcctr	BO, BI	Branch conditional to address in CTR. Using (CTR) at exit from instruction, NIA \leftarrow CTR _{0:29} ² 0.	CTR if BO ₂ = 0.	11-27
bcctrl			CTR if BO ₂ = 0. (LR) \leftarrow CIA + 4.	

B

Table B-8. Branch Instructions (cont.)

Mnemonic	Operands	Function	Other Registers Changed	Page
bclr	BO, BI	Branch conditional to address in LR. Using (LR) at entry to instruction, NIA \leftarrow LR _{0:29} ²⁰ 0.	CTR if BO ₂ = 0.	11-31
bclrl			CTR if BO ₂ = 0. (LR) \leftarrow CIA + 4.	

B.9 Comparison Instructions

Comparison instructions perform arithmetic and logical comparisons between two operands and set one of the eight condition code register fields based on the outcome of the comparison. Table B-9 shows the comparison instructions supported by the PPC403GC.

Table B-9. Comparison Instructions

Mnemonic	Operands	Function	Other Registers Changed	Page
cmp	BF, 0, RA, RB	Compare (RA) to (RB), signed. Results in CR[CRn], where n = BF.		11-36
cmpli	BF, 0, RA, IM	Compare (RA) to EXTS(IM), signed. Results in CR[CRn], where n = BF.		11-37
cmpl	BF, 0, RA, RB	Compare (RA) to (RB), unsigned. Results in CR[CRn], where n = BF.		11-38
cmpli	BF, 0, RA, IM	Compare (RA) to (¹⁶ 0 IM), unsigned. Results in CR[CRn], where n = BF.		11-39

B.10 Rotate and Shift Instructions

Rotate and shift instructions rotate and shift operands which are stored in the general purpose registers. Rotate instructions can also mask rotated operands. Table B-10 shows the PPC403GC rotate and shift instructions.

Table B-10. Rotate and Shift Instructions

Mnemonic	Operands	Function	Other Registers Changed	Page
rlwimi	RA, RS, SH, MB, ME	Rotate left word immediate, then insert according to mask. $r \leftarrow \text{ROTL}((\text{RS}), \text{SH})$ $m \leftarrow \text{MASK}(\text{MB}, \text{ME})$ $(\text{RA}) \leftarrow (r \wedge m) \vee ((\text{RA}) \wedge \neg m)$	CR[CR0]	11-129
rlwimi.				
rlwinm	RA, RS, SH, MB, ME	Rotate left word immediate, then AND with mask. $r \leftarrow \text{ROTL}((\text{RS}), \text{SH})$ $m \leftarrow \text{MASK}(\text{MB}, \text{ME})$ $(\text{RA}) \leftarrow (r \wedge m)$	CR[CR0]	11-130
rlwinm.				
rlwnm	RA, RS, RB, MB, ME	Rotate left word, then AND with mask. $r \leftarrow \text{ROTL}((\text{RS}), (\text{RB})_{27:31})$ $m \leftarrow \text{MASK}(\text{MB}, \text{ME})$ $(\text{RA}) \leftarrow (r \wedge m)$	CR[CR0]	11-133
rlwnm.				
slw	RA, RS, RB	Shift left (RS) by $(\text{RB})_{27:31}$. $n \leftarrow (\text{RB})_{27:31}$. $r \leftarrow \text{ROTL}((\text{RS}), n)$. if $(\text{RB})_{26} = 0$ then $m \leftarrow \text{MASK}(0, 31 - n)$ else $m \leftarrow ^{32}0$. $(\text{RA}) \leftarrow r \wedge m$.	CR[CR0]	11-135
slw.				
sraw	RA, RS, RB	Shift right algebraic (RS) by $(\text{RB})_{27:31}$. $n \leftarrow (\text{RB})_{27:31}$. $r \leftarrow \text{ROTL}((\text{RS}), 32 - n)$. if $(\text{RB})_{26} = 0$ then $m \leftarrow \text{MASK}(n, 31)$ else $m \leftarrow ^{32}0$. $s \leftarrow (\text{RS})_0$. $(\text{RA}) \leftarrow (r \wedge m) \vee (^{32}s \wedge \neg m)$. $\text{XER}[\text{CA}] \leftarrow s \wedge ((r \wedge \neg m) \neq 0)$.	CR[CR0]	11-136
sraw.				
srawi	RA, RS, SH	Shift right algebraic (RS) by SH. $n \leftarrow \text{SH}$. $r \leftarrow \text{ROTL}((\text{RS}), 32 - n)$. $m \leftarrow \text{MASK}(n, 31)$. $s \leftarrow (\text{RS})_0$. $(\text{RA}) \leftarrow (r \wedge m) \vee (^{32}s \wedge \neg m)$. $\text{XER}[\text{CA}] \leftarrow s \wedge ((r \wedge \neg m) \neq 0)$.	CR[CR0]	11-137
srawi.				

B

Table B-10. Rotate and Shift Instructions (cont.)

Mnemonic	Operands	Function	Other Registers Changed	Page
srw	RA, RS, RB	Shift right (RS) by (RB) _{27:31} . $n \leftarrow (RB)_{27:31}$. $r \leftarrow \text{ROTL}((RS), 32 - n)$. if $(RB)_{26} = 0$ then $m \leftarrow \text{MASK}(n, 31)$ else $m \leftarrow 32^0$. $(RA) \leftarrow r \wedge m$.		11-138
srw.			CR[CR0]	

B

B.11 Cache Control Instructions

Cache control instructions allow the user to indirectly control the contents of the data and instruction caches. The user may fill, flush, invalidate and zero blocks (16-byte lines) in the data cache. The user may also invalidate congruence classes in both caches and invalidate individual lines in the instruction cache.

Table B-11. Cache Control Instructions

Mnemonic	Operands	Function	Other Registers Changed	Page
dcbf	RA, RB	Flush (store, then invalidate) the data cache block which contains the effective address (RAI0) + (RB).		11-49
dcbi	RA, RB	Invalidate the data cache block which contains the effective address (RAI0) + (RB).		11-50
dcbst	RA, RB	Store the data cache block which contains the effective address (RAI0) + (RB).		11-51
dcbt	RA, RB	Load the data cache block which contains the effective address (RAI0) + (RB).		11-52
dcbtst	RA, RB	Load the data cache block which contains the effective address (RAI0) + (RB).		11-54
dcbz	RA, RB	Zero the data cache block which contains the effective address (RAI0) + (RB).		11-56
dccci	RA, RB	Invalidate the data cache congruence class associated with the effective address (RAI0) + (RB).		11-58
dcread	RT, RA, RB	Read either tag or data information from the data cache congruence class associated with the effective address (RAI0) + (RB). Place the results in RT.		11-60
icbi	RA, RB	Invalidate the instruction cache block which contains the effective address (RAI0) + (RB).		11-68
icbt	RA, RB	Load the instruction cache block which contains the effective address (RAI0) + (RB).		11-70
iccci	RA, RB	Invalidate instruction cache congruence class associated with the effective address (RAI0) + (RB).		11-72

Table B-11. Cache Control Instructions (cont.)

Mnemonic	Operands	Function	Other Registers Changed	Page
icread	RA, RB	Read either tag or data information from the instruction cache congruence class associated with the effective address (RAI0) + (RB). Place the results in ICDBDR.		11-74

B.12 Interrupt Control Instructions

The interrupt control instructions allow the user to move data between general purpose registers and the machine state register, return from interrupts and enable or disable maskable external interrupts. Table B-12 shows the Interrupt control instruction set.

Table B-12. Interrupt Control Instructions

Mnemonic	Operands	Function	Other Registers Changed	Page
mfmsr	RT	Move from MSR to RT, (RT) \leftarrow (MSR).		11-106
mtmsr	RS	Move to MSR from RS, (MSR) \leftarrow (RS).		11-113
rfc1		Return from critical interrupt (PC) \leftarrow (SRR2). (MSR) \leftarrow (SRR3).		11-127
rfi		Return from interrupt. (PC) \leftarrow (SRR0). (MSR) \leftarrow (SRR1).		11-128
wrtee	RS	Write value of RS ₁₆ to the External Enable bit (MSR[EE]).		11-180
wrteei	E	Write value of E to the External Enable bit (MSR[EE]).		11-181

B.13 TLB Management Instructions

The TLB management instructions read and write entries of the TLB array in the MMU, search the TLB array for an entry which will translate a given address, invalidate all TLB entries, and synchronize TLB updates with other processors.

Table B-13. TLB Management Instructions

Mnemonic	Operands	Function	Other Registers Changed	Page
tlbia		All of the entries in the TLB are invalidated and become unavailable for translation by clearing the valid (V) bit in the TLBHI portion of each TLB entry. The rest of the fields in the TLB entries are unmodified.		11-167
tlbre	RT, RA, WS	If WS = 0: Load TLBHI portion of the selected TLB entry into RT. Load the PID register with the contents of the TID field of the selected TLB entry. $(RT) \leftarrow TLBHI[(RA)]$ $(PID) \leftarrow TLB[(RA)]_{TID}$ If WS = 1: Load TLBLO portion of the selected TLB entry into RT. $(RT) \leftarrow TLBLO[(RA)]$		11-168
tlbsx	RT,RA,RB	Search the TLB array for a valid entry which translates the effective address $EA = (RAI0) + (RB)$. If found, $(RT) \leftarrow$ Index of TLB entry. If not found, (RT) Undefined.		11-170
tlbsx.		If found, $(RT) \leftarrow$ Index of TLB entry. $CR[CR0]_{EQ} \leftarrow 1$. If not found, (RT) Undefined. $CR[CR0]_{EQ} \leftarrow 1$.	$CR[CR0]_{LT,GT,SO}$	
tlbsync		tlbsync does not complete until all previous TLB-update instructions executed by this processor have been received and completed by all other processors. For PPC403GC, tlbsync is a no-op.		11-171

B

Table B-13. TLB Management Instructions (cont.)

Mnemonic	Operands	Function	Other Registers Changed	Page
tlbwe	RS, RA, WS	If WS = 0: Write TLBHI portion of the selected TLB entry from RS. Write the TID field of the selected TLB entry from the PID register. $TLBHI[(RA)] \leftarrow (RS)$ $TLB[(RA)]_{TID} \leftarrow (PID)_{24:31}$ If WS = 1: Write TLBLO portion of the selected TLB entry from RS. $TLBLO[(RA)] \leftarrow (RS)$		11-172

B

B.14 Processor Management Instructions

The processor management instructions move data between GPRs and SPRs and DCRs in the PPC403GC; these instructions also provide traps, system calls and synchronization controls.

Table B-14. Processor Management Instructions

Mnemonic	Operands	Function	Other Registers Changed	Page
eieio		Storage synchronization. All loads and stores that precede the eieio instruction complete before any loads and stores that follow the instruction access main storage. Implemented as sync , which is more restrictive.		11-64
isync		Synchronize execution context by flushing the prefetch queue.		11-76
mcrxr	BF	Move XER[0:3] into field CRn, where n←BF. CR[CRn] ← (XER[SO, OV, CA]). (XER[SO, OV, CA]) ← ³ 0.		11-102
mfcr	RT	Move from CR to RT, (RT) ← (CR).		11-103
mfocr	RT, DCRN	Move from DCR to RT, (RT) ← (DCR(DCRN)).		11-104
mfspr	RT, SPRN	Move from SPR to RT, (RT) ← (SPR(SPRN)).		11-107
mtcrf	FXM, RS	Move some or all of the contents of RS into CR as specified by FXM field, mask ← ⁴ (FXM ₀) ⁴ (FXM ₁) ... ⁴ (FXM ₆) ⁴ (FXM ₇). (CR)←((RS) ∧ mask) ∨ (CR) ∧ ¬mask).		11-109
mtdcr	DCRN, RS	Move to DCR from RS, (DCR(DCRN)) ← (RS).		11-111
mtspr	SPRN, RS	Move to SPR from RS, (SPR(SPRN)) ← (RS).		11-114
sc		System call exception is generated. (SRR1) ← (MSR) (SRR0) ← (PC) PC ← EVPR _{0:15} x'0C00' (MSR[WE, PR, EE, PE, DR, IR]) ← 0 (MSR[LE]) ← (MSR[ILE])		11-134

Table B-14. Processor Management Instructions (cont.)

Mnemonic	Operands	Function	Other Registers Changed	Page
sync		Synchronization. All instructions that precede sync complete before any instructions that follow sync begin. When sync completes, all storage accesses initiated prior to sync will have completed.		11-166
tw	TO, RA, RB	Trap exception is generated if, comparing (RA) with (RB), any condition specified by TO is true.		11-174
twi	TO, RA, IM	Trap exception is generated if, comparing (RA) with EXTS(IM), any condition specified by TO is true.		11-177

B