



# **Document History Information**

Revision	Data	Description
		Revision Docs & NM7010A-LF Module
V2.5	July 3, 2006	<ul> <li>Datasheet, Part List, Schematics</li> <li>NM7010A-LF 1.1 → NM7010A-LF 2.0</li> </ul>
		(Replace PHY & Mag-Jack Parts)



# WIZnet's Online Technical Support

If you have something to ask about WIZnet Products, Write down your question on <u>Q&A</u> <u>Board</u> of 'Support' menu in WIZnet website (<u>www.wiznet.co.kr</u>). WIZnet Engineer will give an answer as soon as possible.





### 1. Introduction

NM7010A-LF is the network module that includes W3100A-LF (TCP/IP hardwired chip), Ethernet PHY (RTL8201CP), MAG-JACK (RJ45 with X'FMR) with other glue logics. It can be used as a component and no effort is required to interface W3100A-LF and PHY chip. The NM7010A-LF is an ideal option for users who want to develop their Internet enabling systems rapidly.

NM7010A-LF consists of W3100A-LF, Ethernet PHY and MAG-JACK.

TCP/IP, MAC protocol layer: W21

Physical layer: Ethernet F

Connector: MAG-JA

#### 1.1. Features

- Supports 10/100 Base TX
- Supports half/full duplex operation
- Supports auto-negotiation
- Supports Auto MDI/MDIX
- IEEE 802.3/802.3u Complaints
- Operates 3.3V with 5V I/O signal tolerance
- Supports network status indicator LEDs
- Includes Hardware Internet protocols: TCP, IP Ver.4, UDP, ICMP, ARP
- Includes Hardware Ethernet protocols: DLC, MAC
- Supports 4 independent connections simultaneously
- Supports Intel/Motorola MCU bus Interface
- Supports I<sup>2</sup>C Interface
- $\boldsymbol{\cdot}$  Supports Direct/Indirect mode bus access
- Supports clocked mode, non-clocked mode, external clocked mode
- Supports Socket API for easy application programming
- Interfaces with Two 2.0mm pitch 2 \* 14 header pin



#### 1.2. Block Diagram



# 2. Pin Assignments & descriptions

I : Input		O : Out <mark>p</mark> ut
l/O : Bi-	directional Input and output	P : Power

#### 2.1. Power & Ground

Sy	ymbol	Туре	Pin No.	Description
,	vcc	Р	JP <mark>1 : 1 ,</mark> JP2 : 24	Power : 3.3 V power supply
(	GND	Р	JP1 : 8, JP1 : 13,	Ground
			JP1 : 24, JP2 : 1,	
			JP2 :4, JP2 : 7,	
			JP2 : 13, JP2 : 14,	
			JP2 : 23	



### 2.2. MCU Interfaces

Symbol	Туре	Pin No.	Description
A14~A8	I	JP1 : 7, JP1 : 10	Address / Device Address : In Bus access mode
		JP1 : 9, JP1 : 12	is used as Address[14-8] pin
		JP1 : 11, JP1 : 14	In I <sup>2</sup> C interface mode is used as device address[6-
		JP1 : 15	0] pin
A7~A0	I	JP1 : 16 ~ JP1 : 23	Address : In Bus access mode is used as
			Address[7-0] pin
			In I <sup>2</sup> C interface mode, these pins are not used, so
			leave them NC or ground them.
D7~D0	I/O	JP2:21, JP2:22	Data : 8 bit-wide data bus
		JP2 : 19, JP2 : 20	
		JP2:17, JP2:18	
		JP2 : 15, JP2 : 16	
/CS	I	JP1 : 5	Module Select : Active low.
			/CS of W3100A-LF
/RD	Ι	JP1 : 4	Read Enable : Active low.
			/RD of W3100A-LF
/WR	1	JP1 : 3	Write Enable : Active low
			/WR of W3100A-LF
/INT	0	JP1 : 2	Interrupt : Active low
			After reception or transmission it indicates that
			the W3100A-LF requires MCU attention.
			By writing values to the Interrupt Status Register
			of W3100A-LF the interrupt will be cleared.
			All interrupts can be masked by writing values to
			the IMR of W3100A-LF(Interrupt Mask Register).
			For more details refer to the W3100A-LF Datasheet
I_SCL	I	JP2 : 25	SCL :
			Used as clock by I <sup>2</sup> C interface mode.
			Internally pull-down
I_SDA	I/O	JP2 : 26	SDA :
			Used as data by I <sup>2</sup> C interface mode.
			Internally pull-down



#### 2.3. Network status & LEDs

You can observe the network status using MAC-JACK LEDs. LED interface can be extended to the LED of the main board.

Symbol	Туре	Pin No.	Description
L_COL	0	JP2 : 6	Collision LED : Active low when collisions occur.
L_100ACT	0	JP2 : 8	Link 100/ACT LED : Active low when linked by 100 Base TX, and blinking when transmitting or receiving data.
L_10ACT	0	JP2 : 10	Link 10/ACT LED : Active low when linked by 10 Base T, and blinking when transmitting or receiving data.
L_DUPX	0	JP2 : 11	Full Duplex LED : Active low when in full duplex operation. Active high when in half duplex operation.
L_LINK	0	JP2 : 12	Link LED : Active low when linked
4. Misc	ellane	ous Signals	

#### Miscellaneous Signals 2.4.

	Туре	Pi	n No.	Description
RESET	Ι	2.4 <mark>.1</mark> .1.	JP1 : 6	Reset : Active high
				Initializes or Reinitializes the W3100A-LF. Asserting
				this pin will force a reset process to occur, which will
				result in all internal registers reinitializing to their
				default and all strapping options are reinitialized.
				For complete reset function, this pin must be
				asserted low for at least 10us. Refer to W3100A-LF
				datasheet for further detail regarding reset.
/RESET	Ι	2.4.1.2.	JP2 : 2	Reset : Active low
				Reset RTL8201BL chip. For complete reset function
				this pin must be asserted low for at least 10ms.



MODE1~0	1	JP1 : 26 ,	Mode	مامک	•t·Th	ese pins select MCU interface and
MODE 1~0						
		JP1 : 25	-	-		Since each pin is pull-down
			interna	lly, c	clocked	d mode (the default mode) is
			selecte	ed whe	en the	se pins are not connected.
				M1 N	M0	Mode
				0	0	Clocked
				0	1	External clocked
				1	0	Non-clocked
				1	1	I <sup>2</sup> C interface
			Refer	to W	/3100/	A-LF datasheet for further detail
			regard	ing m	ode se	elect
EXT_CLK	T	JP1 : 28	Extern	al cl	lock :	supplementary clock used for
			externa	al cloc	cked m	node.
			In exte	ernal	clocke	ed mode, W3100A-LF uses this
			clock to	o inter	rface v	vith MCU.
			Refer	to W	<mark>/3</mark> 100A	A-LF data <mark>sheet</mark> for further detail
			regard	ing ex		clock.
		JP1 : 27, JP2 : 3	2.4.1.	3.	Not C	Conne <mark>ct</mark>
NC	-	JP2 : 5, JP2 : 9				
		JP2 : 27, JP2 : 28				

## 2.5. Pin Location & Schematic



© Copyright 2006 WIZnet Co., Inc. All rights reserved.



# 3. Timing Diagrams

NM7010A-LF provides following interfaces of W3100A-LF

- -. Direct/Indirect mode bus access
- -. I<sup>2</sup>C Interface
- -. Clocked mode, Non-Clocked mode, External clocked mode

Refer to W3100A-LF datasheet for timing of NM7010A-LF



# 4. Dimensions



Ourseland						
	Symbols	Dimensions (mm)				
	А	48.0				
	В	4.0				
	С	25.0				
	D	22.4				
E		18.4				
F		1.0				
G		2.0				
Н		2.0				
I		16.0				
J		13.4				



