LM3S9B92 ROM

# **USER'S GUIDE**



ROM-LM3S9B92-UG-466

Copyright © 2008-2012 Texas Instruments Incorporated

# Copyright

Copyright © 2008-2012 Texas Instruments Incorporated. All rights reserved. Stellaris and StellarisWare are registered trademarks of Texas Instruments. ARM and Thumb are registered trademarks and Cortex is a trademark of ARM Limited. Other names and brands may be claimed as the property of others.

A Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this document.

Texas Instruments 108 Wild Basin, Suite 350 Austin, TX 78746 Main: +1-512-279-8800 Fax: +1-512-279-8879 http://www.ti.com/stellaris





# **Revision Information**

This is version 466 of this document, last updated on January 26, 2012.

# **Table of Contents**

Copy	yright	2			
Revi	Revision Information				
1	Introduction	5			
<b>2</b> 2.1 2.2 2.3	Boot Loader         Introduction         Serial Interfaces         Ethernet Interface	<b>7</b> 7 7 12			
2.3 3 3.1 3.2	AES Data Tables	12 13 13 13			
<b>4</b> 4.1 4.2	Analog Comparator	<b>15</b> 15 15			
<b>5</b> 5.1 5.2	Analog to Digital Converter (ADC)	<b>21</b> 21 21			
<b>6</b> 6.1 6.2	Controller Area Network (CAN)	<b>39</b> 39 40			
<b>7</b> 7.1 7.2	CRC-16	<b>55</b> 55 55			
<b>8</b> 8.1 8.2	Ethernet Controller	<b>57</b> 57 58			
8.1	Introduction	57			
8.1 8.2 9 9.1 9.2 <b>10</b> 10.1	Introduction	57 58 <b>73</b> 73			
8.1 8.2 9 9.1 9.2 10 10.1 10.2 11 11.1	Introduction . Functions . External Peripheral Interface (EPI) . Introduction . Functions . Flash . Introduction .	57 58 <b>73</b> 73 74 <b>91</b> 91 91 91 101			
8.1 8.2 9 9.1 9.2 10 10.1 10.2 11 11.1 11.2 12 12.1	Introduction . Functions . External Peripheral Interface (EPI) . Introduction . Functions . Flash . Introduction . Functions . GPIO . Introduction . Functions . Introduction . Introduction . Functions .	57 58 <b>73</b> 73 74 <b>91</b> 91 91 91 101			
8.1 8.2 9 9.1 9.2 10 10.1 10.2 11 11.1 11.2 12 12.1 12.2 13 13.1	Introduction . Functions . External Peripheral Interface (EPI) . Introduction . Functions . Flash . Introduction . Functions . GPIO . Introduction . Functions . Inter-Integrated Circuit (I2C) . Introduction . Functions . Inter-Integrated Circuit (I2C) . Introduction . Functions . Inter-IC Sound (I2S) . Introduction .	57 58 73 74 91 91 91 101 101 101 123			
8.1 8.2 9 9.1 9.2 10 10.1 10.2 11 11.1 11.2 12.1 12.2 13 13.1 13.2 14 14.1	Introduction . Functions . External Peripheral Interface (EPI) . Introduction . Functions . Flash . Introduction . Functions . Introduction . Functions . Inter-Integrated Circuit (I2C) . Introduction . Functions . Inter-IC Sound (I2S) . Introduction . Functions . Interrupt Controller (NVIC) . Introduction .	57 58 73 73 74 91 91 91 91 101 101 101 101 123 123 124 141			

	Introduction	167 168
<b>16</b> 16.1 16.2		<b>175</b> 175 175
<b>17</b> 17.1 17.2		<b>197</b> 197 197
<b>18</b> 18.1 18.2	Synchronous Serial Interface (SSI)	207
	System Control	217
<b>20</b> 20.1 20.2	System Tick (SysTick)	241
<b>21</b> 21.1 21.2	Timer       Introduction         Introduction       Introduction         Functions       Introduction	245
	UART	259
<b>23</b> 23.1 23.2	uDMA Controller       Introduction         Introduction       Introduction         Functions       Introduction	277
	Using USB with the uDMA Controller	<b>303</b> 303 304 308
<b>25</b> 25.1 25.2	Watchdog Timer       Introduction         Introduction       Functions	345 345
IMPO		354

# 1 Introduction

The LM3S9B92 ROM contains the Stellaris® Peripheral Driver Library and the Stellaris Boot Loader. The peripheral driver library can be utilized by applications to reduce their flash footprint, allowing the flash to be used for other purposes (such as additional features in the application). The boot loader is used as an initial program loader (when the flash is empty) as well as an application-initiated firmware upgrade mechanism (by calling back to the boot loader).

There is a table at the beginning of the ROM that points to the entry points for the APIs that are provided in the ROM. Accessing the API through these tables provides scalability; while the API locations may change in future versions of the ROM, the API tables will not. The tables are split into two levels; the main table contains one pointer per peripheral which points to a secondary table that contains one pointer per API that is associated with that peripheral. The main table is located at  $0 \times 0100.0010$ , right after the Cortex-M3 vector table in the ROM.

The following table shows a small portion of the API tables in a graphical form that helps to illustrate the arrangement of the tables:

ROM_APITABLE (at 0x0100.0010)
[0] = ROM_VERSION
[1] = pointer to ROM_UARTTABLE
[2] = pointer to ROM_SSITABLE
[3] = pointer to ROM_I2CTABLE
[4] = pointer to ROM_GPIOTABLE
[5] = pointer to ROM_ADCTABLE
[6] = pointer to ROM_COMPARATORTABLE
[7] = pointer to ROM_FLASHTABLE

ROM_GPIOTABLE
[0] = pointer to ROM_GPIOPinWrite
[1] = pointer to ROM_GPIODirModeSet
[2] = pointer to ROM_GPIODirModeGet

From this, the address of the ROM\_GPIOTABLE table is located in the memory location at  $0 \times 0100.0020$ . The address of the ROM\_GPIODirModeSet() function is contained at offset  $0 \times 4$  from that table. In the function documentation, this is represented as:

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_GPIOTABLE is an array of pointers located at ROM\_APITABLE[4]. ROM\_GPIODirModeSet is a function pointer located at ROM\_GPIOTABLE[1].

The Stellaris Peripheral Driver Library contains a file called driverlib/rom.h that assists with calling the peripheral driver library functions in the ROM. The naming conventions for the tables and APIs that are used in this document match those used in that file.

The following is an example of calling the ROM\_GPIODirModeSet() function:

```
#define TARGET_IS_TEMPEST_RC5
#include "inc/hw_memmap.h"
#include "inc/hw_types.h"
#include "driverlib/gpio.h"
#include "driverlib/rom.h"
int
main(void)
{
    // ...
    ROM_GPIODirModeSet(GPIO_PORTA_BASE, GPIO_PIN_0, GPIO_DIR_MODE_OUT);
```

} // ....

See the "Using the ROM" chapter of the *Stellaris Peripheral Driver Library User's Guide* for more details on calling the ROM functions and using driverlib/rom.h.

The API provided by the ROM can be utilized by any compiler so long as it complies with the Embedded Applications Binary Interface (EABI), which includes all recent compilers for the Stellaris microcontroller.

## **Documentation Overview**

The ROM-based Stellaris Boot Loader is described in chapter 2, and the ROM-based Stellaris Peripheral Driver Library is described in chapters 3 through 25.

# 2 Boot Loader

Introduction	 7
Serial Interfaces	 7
Ethernet Interface	 .12

## 2.1 Introduction

The ROM-based boot loader is executed each time the device is reset when the flash is empty. The flash is assumed to be empty if the first two words are all ones (since the second word is the reset vector address, it must be programmed for an application in flash to execute). When run, it will allow the flash to be updated using one of the following interfaces:

- UART0 using a custom serial protocol
- SSI0 using a custom serial protocol
- I2C0 using a custom serial protocol
- Ethernet using standard network protocols

Since the boot loader has no knowledge of the frequency of the attached crystal, or in fact if one is even present, it operates entirely from the internal oscillator. This is a 16 MHz clock, with an accuracy of +/-1%.

The LM Flash Programmer GUI can be used to download an application via the boot loader over the UART or Ethernet interface on a PC. The LM Flash Programmer utility is available for download from www.ti.com/stellaris.

## 2.2 Serial Interfaces

The serial interfaces used to communicate with the boot loader share a common protocol and differ only in the physical connections and signaling used to transfer the bytes of the protocol.

## 2.2.1 UART Interface

The UART pins **U0Tx** and **U0Rx** are used to communicate with the boot loader. The device communicating with the boot loader is responsible for driving the **U0Rx** pin on the Stellaris microcontroller, while the Stellaris microcontroller drives the **U0Tx** pin.

The serial data format is fixed at 8 data bits, no parity, and one stop bit. An auto-baud feature is used to determine the baud rate at which data is transmitted. Since the system clock must be at least 32 times the baud rate, the maximum baud rate that can be used is 500 Kbaud (which is 16 MHz divided by 32).

When an application calls back to the ROM-based boot loader to start an update over the UART port, the auto-baud feature is bypassed, along with UART configuration and pin configuration. Therefore, the UART must be configured and the UART pins switched to their hardware function before calling the boot loader.

## 2.2.2 SSI Interface

The SSI pins **SSIFss**, **SSICIk**, **SSITx**, and **SSIRx** are used to communicate with the boot loader. The device communicating with the boot loader is responsible for driving the **SSIRx**, **SSICIk**, and **SSIFss** pins, while the Stellaris microcontroller drives the **SSITx** pin.

The serial data format is fixed to the Motorola format with SPH set to 1 and SPO set to 1 (see the applicable Stellaris family data sheet for more information on this format). Since the system clock must be at least 12 times the serial clock rate, the maximum serial clock rate that can be used is 1.3 MHz (which is 16 MHz divided by 12).

When an application calls back to the ROM-based boot loader to start an update over the SSI port, the SSI configuration and pin configuration is bypassed. Therefore, the SSI port must be configured and the SSI pins switched to their hardware function before calling the boot loader.

## 2.2.3 I2C Interface

The I2C pins **I2CSCL** and **I2CSDA** are used to communicate with the boot loader. The device communicating with the boot loader must operate as the I2C master and provide the **I2CSCL** signal. The **I2CSDA** pin is open-drain and can be driven by either the master or the slave I2C device.

The I2C interface can run at up to 400 KHz, the maximum rate supported by the I2C protocol. The boot loader uses an I2C slave address of 0x42.

When an application calls back to the ROM-based boot loader to start an update over the I2C port, the I2C configuration and pin configuration is bypassed. Therefore, the I2C port must be configured, the I2C slave address set, and the I2C pins switched to their hardware function before calling the boot loader. Additionally, the I2C master must be enabled since it is used to detect start and stop conditions on the I2C bus.

## 2.2.4 Serial Protocol

The boot loader uses well-defined packets on the serial interfaces to ensure reliable communications with the update program. The packets are always acknowledged or not acknowledged by the communicating devices. The packets use the same format for receiving and sending packets. This includes the method used to acknowledge successful or unsuccessful reception of a packet. While the actual signaling on the serial ports is different, the packet format remains independent of the method of transporting the data.

The following steps must be performed to successfully send a packet:

- 1. Send the size of the packet that will be sent to the device. The size is always the number of bytes of data + 2 bytes.
- 2. Send the checksum of the data buffer to help ensure proper transmission of the command. The checksum is simply a sum of the data bytes.
- 3. Send the actual data bytes.
- 4. Wait for a single-byte acknowledgment from the device that it either properly received the data or that it detected an error in the transmission.

The following steps must be performed to successfully receive a packet:

- 1. Wait for non-zero data to be returned from the device. This is important as the device may send zero bytes between a sent and received data packet. The first non-zero byte received will be the size of the packet that is being received.
- 2. Read the next byte which will be the checksum for the packet.
- 3. Read the data bytes from the device. There will be packet size 2 bytes of data sent during the data phase. For example, if the packet size was 3, then there is only 1 byte of data to be received.
- 4. Calculate the checksum of the data bytes and ensure that it matches the checksum received in the packet.
- 5. Send an acknowledge (ACK) or not-acknowledge (NAK) to the device to indicate the successful or unsuccessful reception of the packet.

An acknowledge packet is sent whenever a packet is successfully received and verified by the boot loader. A not-acknowledge packet is sent whenever a sent packet is detected to have an error, usually as a result of a checksum error or just malformed data in the packet. This allows the sender to re-transmit the previous packet.

The following commands are used by the custom protocol:

COMMAND\_PING<br/>= 0x20This command is used to receive an acknowledge from the boot<br/>loader indicating that communication has been established. This<br/>command is a single byte.The format of the command is as follows:<br/>unsigned char ucCommand[1];<br/>ucCommand[0] = COMMAND\_PING;COMMAND\_DOWNLOAD<br/>= 0x21This command is sent to the boot loader to indicate where<br/>to store data and how many bytes will be sent by the<br/>COMMAND\_SEND\_DATA commands that follow. The command<br/>consists of two 32-bit values that are both transferred MSB first.<br/>The first 32-bit value is the address to start programming data

to store data and how many bytes will be sent by the COMMAND\_SEND\_DATA commands that follow. The command consists of two 32-bit values that are both transferred MSB first. The first 32-bit value is the address to start programming data into, while the second is the 32-bit size of the data that will be sent. This command also triggers a mass erase of the flash, which causes the command to take longer to send the ACK/NAK in response to the command. This command should be followed by a COMMAND\_GET\_STATUS to ensure that the program address and program size were valid for the microcontroller running the boot loader.

The format of the command is as follows:

unsigned char ucCommand[9]; ucCommand[0] = COMMAND\_DOWNLOAD; ucCommand[1] = Program Address [31:24]; ucCommand[2] = Program Address [23:16]; ucCommand[3] = Program Address [15:8]; ucCommand[4] = Program Address [7:0]; ucCommand[5] = Program Size [31:24]; ucCommand[6] = Program Size [23:16]; ucCommand[7] = Program Size [15:8]; ucCommand[8] = Program Size [7:0]; 

 COMMAND\_RUN
 This command is sent to the boot loader to transfer execution control to the specified address. The command is followed by a 32-bit value, transferred MSB first, that is the address to which execution control is transferred.

 The format of the command is as follows:

 unsigned char ucCommand[5];

ucCommand[0] = COMMAND\_RUN; ucCommand[1] = Run Address [31:24]; ucCommand[2] = Run Address [23:16]; ucCommand[3] = Run Address [15:8]; ucCommand[4] = Run Address [7:0];

 $\begin{array}{l} \text{COMMAND\_GET\_STATUS} \\ = 0x23 \end{array}$ 

This command returns the status of the last command that was issued. Typically, this command should be received after every command is sent to ensure that the previous command was successful or, if unsuccessful, to properly respond to a failure. The command requires one byte in the data of the packet and the boot loader should respond by sending a packet with one byte of data that contains the current status code.

#### The format of the command is as follows:

unsigned char ucCommand[1]; ucCommand[0] = COMMAND\_GET\_STATUS;

The following are the definitions for the possible status values that can be returned from the boot loader when COMMAND\_GET\_STATUS is sent to the the microcontroller.

COMMAND\_RET\_SUCCESS COMMAND\_RET\_UNKNOWN\_CMD COMMAND\_RET\_INVALID\_CMD COMMAND\_RET\_INVALID\_ADD COMMAND\_RET\_FLASH\_FAIL  $COMMAND\_SEND\_DATA = 0x24$ 

This command should only follow a COMMAND\_DOWNLOAD command or another COMMAND\_SEND\_DATA command, if more data is needed. Consecutive send data commands automatically increment the address and continue programming from the previous location. The transfer size is limited by the maximum size of a packet, which allows up to 252 data bytes to be transferred at a time. The command terminates programming once the number of bytes indicated by the COMMAND\_DOWNLOAD command has been received. Each time this function is called, it should be followed by a COMMAND\_GET\_STATUS command to ensure that the data was successfully programmed into the flash. If the boot loader sends a NAK to this command, the boot loader will not increment the current address which allows for retransmission of the previous data.

The format of the command is as follows:

unsigned char ucCommand[9];

ucCommand[0] = COMMAND\_SEND\_DATA ucCommand[1] = Data[0]; ucCommand[2] = Data[1]; ucCommand[3] = Data[2]; ucCommand[4] = Data[3]; ucCommand[5] = Data[4]; ucCommand[6] = Data[5]; ucCommand[7] = Data[6]; ucCommand[8] = Data[7];

 $COMMAND\_RESET = 0x25$ 

This command is used to tell the boot loader to reset. This is used after downloading a new image to the microcontroller to cause the new application to start from a reset. The normal boot sequence occurs and the image runs as if from a hardware reset. It can also be used to reset the boot loader if a critical error occurs and the host device wants to restart communication with the boot loader.

The boot loader responds with an ACK signal to the host device before actually executing the software reset on the microcontroller running the boot loader. This informs the updater application that the command was received successfully and the part will be reset.

The format of the command is as follows:

unsigned char ucCommand[1]; ucCommand[0] = COMMAND\_RESET;

The definitions for these commands are provided as part of the Stellaris Peripheral Driver Library, in boot\_loader/bl\_commands.h.

## 2.3 Ethernet Interface

When using the Ethernet interface to communicate with the boot loader, the BOOTP and TFTP protocols are utilized. By using standard protocols, the boot loader will co-exist in a normal Ethernet environment without causing any problems (other than using a small amount of network bandwidth).

The bootstrap protocol (BOOTP), a predecessor to the DHCP protocol, is used to discover the IP address of the client, the IP address of the server, and the name of the firmware image to use. BOOTP uses UDP/IP packets to communicate between the client and the server; the boot loader acts as the client. First, it will send a BOOTP request using a broadcast message. When the server receives the request, it will reply, thereby informing the client of its IP address, the IP address of the server, and the name of the firmware image. Once this reply is received, the BOOTP protocol has completed.

Then, the trivial file transfer protocol (TFTP) is used to transfer the firmware image from the server to the client. TFTP also uses UDP/IP packets to communicate between the client and the server, and the boot loader also acts as the client in this protocol. As each data block is received, it is programmed into flash. Once all data blocks are received and programmed, the device is reset, causing it to start running the new firmware image.

The Ethernet controller will be configured to use the MAC address stored in the USER0/UART1 data registers, or if one is not programmed in USER0/USER1 it will use the default MAC address of 00:1a:b6:00:64:00. When there is data in USER0/USER1, it will be interpreted as a MAC address of U0B0:U0B1:U0B2:U1B0:U1B1:U1B2 (where U0B0 is USER0 bits 7-0, or byte 0, U0B1 is USER0 bits 15-8, or byte 1, and so on).

#### Note:

When using the Ethernet update, the boot loader can only program images to the beginning of memory since there is no mechanism in BOOTP to specify the address to program the image.

The following IETF specifications define the protocols used by the Ethernet update mechanism:

- RFC951 (http://tools.ietf.org/html/rfc951.html) defines the bootstrap protocol.
- RFC1350 (http://tools.ietf.org/html/rfc1350.html) defines the trivial file transfer protocol.

# 3 AES Data Tables

Introduction	. 13
Functions	. 13

## 3.1 Introduction

The Advanced Encryption Standard (AES) is a publicly defined encryption standard used by the U.S. Government. It is a strong encryption method with reasonable performance and size. AES is fast in both hardware and software, is fairly easy to implement, and requires little memory. AES is ideal for applications that can use pre-arranged keys, such as setup during manufacturing or configuration.

Four data tables used by the XySSL AES implementation are provided in the ROM. The first is the forward S-box substitution table, the second is the reverse S-box substitution table, the third is the forward polynomial table, and the final is the reverse polynomial table. The meanings of these tables and their use can be found in the AES code provided in StellarisWare.

## 3.2 Data Structures

## Data Structures

ROM\_pvAESTable

## 3.2.1 Data Structure Documentation

## 3.2.1.1 ROM pvAESTable

This structure describes the AES tables that are available in the ROM.

#### **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.
ROM_SOFTWARETABLE is an array of pointers located at ROM_APITABLE[21].
ROM_pvAESTable is an array located at &ROM_SOFTWARETABLE[7].
```

#### **Definition:**

```
typedef struct
{
    unsigned char ucForwardSBox[256];
    unsigned long ulForwardTable[256];
    unsigned char ucReverseSBox[256];
    unsigned long ulReverseTable[256];
}
ROM_pvAESTable
```

#### Members:

ucForwardSBox This table contains the forward S-Box, as defined by the AES standard.

- *ulForwardTable* This table contains the forward polynomial table, as used by the XySSL AES implementation.
- *ucReverseSBox* This table contains the reverse S-Box, as defined by the AES standard. This is simply the reverse of *ucForwardSBox*.
- *ulReverseTable* This table contains the reverse polynomial table, as used by the XySSL AES implementation.

# 4 Analog Comparator

Introduction	15
Functions	15

## 4.1 Introduction

The comparator API provides a set of functions for dealing with the analog comparators. A comparator can compare a test voltage against individual external reference voltage, a shared single external reference voltage, or a shared internal reference voltage. It can provide its output to a device pin, acting as a replacement for an analog comparator on the board, or it can be used to signal the application via interrupts or triggers to the ADC to cause it to start capturing a sample sequence. The interrupt generation and ADC triggering logic is separate, so that an interrupt can be generated on a rising edge and the ADC triggered on a falling edge (for example).

## 4.2 Functions

## **Functions**

- void ROM\_ComparatorConfigure (unsigned long ulBase, unsigned long ulComp, unsigned long ulConfig)
- void ROM\_ComparatorIntClear (unsigned long ulBase, unsigned long ulComp)
- void ROM\_ComparatorIntDisable (unsigned long ulBase, unsigned long ulComp)
- void ROM\_ComparatorIntEnable (unsigned long ulBase, unsigned long ulComp)
- tBoolean ROM\_ComparatorIntStatus (unsigned long ulBase, unsigned long ulComp, tBoolean bMasked)
- void ROM\_ComparatorRefSet (unsigned long ulBase, unsigned long ulRef)
- tBoolean ROM\_ComparatorValueGet (unsigned long ulBase, unsigned long ulComp)

## 4.2.1 Function Documentation

## 4.2.1.1 ROM\_ComparatorConfigure

Configures a comparator.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_COMPARATORTABLE is an array of pointers located at ROM\_APITABLE[6]. ROM\_ComparatorConfigure is a function pointer located at ROM\_COMPARATORTABLE[1].

#### Parameters:

*ulBase* is the base address of the comparator module. *ulComp* is the index of the comparator to configure. *ulConfig* is the configuration of the comparator.

#### **Description:**

This function configures a comparator. The *ulConfig* parameter is the result of a logical OR operation between the **COMP\_TRIG\_xxx**, **COMP\_INT\_xxx**, **COMP\_ASRCP\_xxx**, and **COMP\_OUTPUT\_xxx** values.

The **COMP\_TRIG\_xxx** term can take on the following values:

- **COMP\_TRIG\_NONE** to have no trigger to the ADC.
- **COMP\_TRIG\_HIGH** to trigger the ADC when the comparator output is high.
- COMP\_TRIG\_LOW to trigger the ADC when the comparator output is low.
- COMP\_TRIG\_FALL to trigger the ADC when the comparator output goes low.
- **COMP\_TRIG\_RISE** to trigger the ADC when the comparator output goes high.
- **COMP\_TRIG\_BOTH** to trigger the ADC when the comparator output goes low or high.

The **COMP\_INT\_xxx** term can take on the following values:

- **COMP\_INT\_HIGH** to generate an interrupt when the comparator output is high.
- COMP\_INT\_LOW to generate an interrupt when the comparator output is low.
- COMP\_INT\_FALL to generate an interrupt when the comparator output goes low.
- **COMP\_INT\_RISE** to generate an interrupt when the comparator output goes high.
- **COMP\_INT\_BOTH** to generate an interrupt when the comparator output goes low or high.

The **COMP\_ASRCP\_xxx** term can take on the following values:

- **COMP\_ASRCP\_PIN** to use the dedicated Comp+ pin as the reference voltage.
- COMP\_ASRCP\_PIN0 to use the Comp0+ pin as the reference voltage (this the same as COMP\_ASRCP\_PIN for the comparator 0).
- COMP\_ASRCP\_REF to use the internally generated voltage as the reference voltage.

The COMP\_OUTPUT\_xxx term can take on the following values:

- COMP\_OUTPUT\_NORMAL to enable a non-inverted output from the comparator to a device pin.
- COMP\_OUTPUT\_INVERT to enable an inverted output from the comparator to a device pin.

#### **Returns:**

None.

## 4.2.1.2 ROM\_ComparatorIntClear

Clears a comparator interrupt.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_COMPARATORTABLE is an array of pointers located at ROM\_APITABLE[6]. ROM\_ComparatorIntClear is a function pointer located at ROM\_COMPARATORTABLE[0].

#### Parameters:

*ulBase* is the base address of the comparator module. *ulComp* is the index of the comparator.

#### **Description:**

The comparator interrupt is cleared, so that it no longer asserts. This function must be called in the interrupt handler to keep the handler from being called again immediately upon exit. Note that for a level-triggered interrupt, the interrupt cannot be cleared until it stops asserting.

#### Note:

Because there is a write buffer in the Cortex-M3 processor, it may take several clock cycles before the interrupt source is actually cleared. Therefore, it is recommended that the interrupt source be cleared early in the interrupt handler (as opposed to the very last action) to avoid returning from the interrupt handler before the interrupt source is actually cleared. Failure to do so may result in the interrupt handler being immediately reentered (because the interrupt controller still sees the interrupt source asserted).

#### **Returns:**

None.

#### 4.2.1.3 ROM\_ComparatorIntDisable

Disables the comparator interrupt.

#### Prototype:

#### **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.
ROM_COMPARATORTABLE is an array of pointers located at ROM_APITABLE[6].
ROM_ComparatorIntDisable is a function pointer located at ROM_COMPARATORTABLE[5].
```

#### Parameters:

**ulBase** is the base address of the comparator module.

**ulComp** is the index of the comparator.

#### **Description:**

This function disables generation of an interrupt from the specified comparator. Only comparators whose interrupts are enabled can be reflected to the processor.

#### **Returns:**

None.

### 4.2.1.4 ROM\_ComparatorIntEnable

Enables the comparator interrupt.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_COMPARATORTABLE is an array of pointers located at ROM\_APITABLE[6]. ROM\_ComparatorIntEnable is a function pointer located at ROM\_COMPARATORTABLE[4].

#### Parameters:

*ulBase* is the base address of the comparator module. *ulComp* is the index of the comparator.

#### **Description:**

This function enables generation of an interrupt from the specified comparator. Only comparators whose interrupts are enabled can be reflected to the processor.

#### **Returns:**

None.

#### 4.2.1.5 ROM\_ComparatorIntStatus

Gets the current interrupt status.

#### Prototype:

```
tBoolean
ROM_ComparatorIntStatus(unsigned long ulBase,
unsigned long ulComp,
tBoolean bMasked)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_COMPARATORTABLE is an array of pointers located at ROM\_APITABLE[6]. ROM\_ComparatorIntStatus is a function pointer located at ROM\_COMPARATORTABLE[6].

#### **Parameters:**

*ulBase* is the base address of the comparator module. *ulComp* is the index of the comparator.

*bMasked* is **false** if the raw interrupt status is required and **true** if the masked interrupt status is required.

#### **Description:**

This returns the interrupt status for the comparator. Either the raw or the masked interrupt status can be returned.

#### **Returns:**

true if the interrupt is asserted and false if it is not asserted.

## 4.2.1.6 ROM\_ComparatorRefSet

Sets the internal reference voltage.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_COMPARATORTABLE is an array of pointers located at ROM\_APITABLE[6]. ROM\_ComparatorRefSet is a function pointer located at ROM\_COMPARATORTABLE[2].

#### Parameters:

*ulBase* is the base address of the comparator module. *ulRef* is the desired reference voltage.

#### **Description:**

This function sets the internal reference voltage value. The voltage is specified as one of the following values:

- COMP\_REF\_OFF to turn off the reference voltage
- COMP\_REF\_0V to set the reference voltage to 0 V
- COMP\_REF\_0\_1375V to set the reference voltage to 0.1375 V
- COMP\_REF\_0\_275V to set the reference voltage to 0.275 V
- COMP\_REF\_0\_4125V to set the reference voltage to 0.4125 V
- COMP REF 0 55V to set the reference voltage to 0.55 V
- COMP\_REF\_0\_6875V to set the reference voltage to 0.6875 V
- COMP REF 0 825V to set the reference voltage to 0.825 V
- COMP\_REF\_0\_928125V to set the reference voltage to 0.928125 V
- COMP\_REF\_0\_9625V to set the reference voltage to 0.9625 V
- COMP\_REF\_1\_03125V to set the reference voltage to 1.03125 V
- COMP\_REF\_1\_134375V to set the reference voltage to 1.134375 V
- COMP\_REF\_1\_1V to set the reference voltage to 1.1 V
- COMP\_REF\_1\_2375V to set the reference voltage to 1.2375 V
- COMP\_REF\_1\_340625V to set the reference voltage to 1.340625 V
- COMP\_REF\_1\_375V to set the reference voltage to 1.375 V
- COMP\_REF\_1\_44375V to set the reference voltage to 1.44375 V
- COMP\_REF\_1\_5125V to set the reference voltage to 1.5125 V
- COMP\_REF\_1\_546875V to set the reference voltage to 1.546875 V
- COMP\_REF\_1\_65V to set the reference voltage to 1.65 V
- COMP\_REF\_1\_753125V to set the reference voltage to 1.753125 V
- COMP\_REF\_1\_7875V to set the reference voltage to 1.7875 V
- COMP\_REF\_1\_85625V to set the reference voltage to 1.85625 V
- COMP REF 1 925V to set the reference voltage to 1.925 V
- COMP\_REF\_1\_959375V to set the reference voltage to 1.959375 V
- COMP\_REF\_2\_0625V to set the reference voltage to 2.0625 V
- COMP\_REF\_2\_165625V to set the reference voltage to 2.165625 V

- COMP\_REF\_2\_26875V to set the reference voltage to 2.26875 V
- COMP\_REF\_2\_371875V to set the reference voltage to 2.371875 V

#### Returns:

None.

## 4.2.1.7 ROM\_ComparatorValueGet

Gets the current comparator output value.

#### Prototype:

```
tBoolean
ROM_ComparatorValueGet(unsigned long ulBase,
unsigned long ulComp)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_COMPARATORTABLE is an array of pointers located at ROM\_APITABLE[6]. ROM\_ComparatorValueGet is a function pointer located at ROM\_COMPARATORTABLE[3].

#### **Parameters:**

*ulBase* is the base address of the comparator module. *ulComp* is the index of the comparator.

#### **Description:**

This function retrieves the current value of the comparator output.

#### **Returns:**

Returns true if the comparator output is high and false if the comparator output is low.

# 5 Analog to Digital Converter (ADC)

## 5.1 Introduction

The analog to digital converter (ADC) API provides a set of functions for dealing with the ADC. Functions are provided to configure the sample sequencers, read the captured data, register a sample sequence interrupt handler, and handle interrupt masking/clearing.

The ADC supports sixteen input channels plus an internal temperature sensor. Four sampling sequences, each with configurable trigger events, can be captured. The first sequence will capture up to eight samples, the second and third sequences will capture up to four samples, and the fourth sequence will capture a single sample. Each sample can be the same channel, different channels, or any combination in any order.

The sample sequences have configurable priorities that determine the order in which they are captured when multiple triggers occur simultaneously. The highest priority sequence that is currently triggered will be sampled. Care must be taken with triggers that occur frequently (such as the "always" trigger); if their priority is too high it is possible to starve the lower priority sequences.

Hardware oversampling of the ADC data is available for improved accuracy. An oversampling factor of 2x, 4x, 8x, 16x, 32x, and 64x is supported, but reduces the throughput of the ADC by a corresponding factor. Hardware oversampling is applied uniformly across all sample sequences.

## 5.2 Functions

## **Functions**

- void ROM\_ADCComparatorConfigure (unsigned long ulBase, unsigned long ulComp, unsigned long ulConfig)
- void ROM\_ADCComparatorIntClear (unsigned long ulBase, unsigned long ulStatus)
- void ROM\_ADCComparatorIntDisable (unsigned long ulBase, unsigned long ulSequenceNum)
- void ROM\_ADCComparatorIntEnable (unsigned long ulBase, unsigned long ulSequenceNum)
- unsigned long ROM\_ADCComparatorIntStatus (unsigned long ulBase)
- void ROM\_ADCComparatorRegionSet (unsigned long ulBase, unsigned long ulComp, unsigned long ulLowRef, unsigned long ulHighRef)
- void ROM\_ADCComparatorReset (unsigned long ulBase, unsigned long ulComp, tBoolean bTrigger, tBoolean bInterrupt)
- void ROM\_ADCHardwareOversampleConfigure (unsigned long ulBase, unsigned long ulFactor)
- void ROM\_ADCIntClear (unsigned long ulBase, unsigned long ulSequenceNum)
- void ROM\_ADCIntDisable (unsigned long ulBase, unsigned long ulSequenceNum)
- void ROM\_ADCIntEnable (unsigned long ulBase, unsigned long ulSequenceNum)

- unsigned long ROM\_ADCIntStatus (unsigned long ulBase, unsigned long ulSequenceNum, tBoolean bMasked)
- unsigned long ROM\_ADCPhaseDelayGet (unsigned long ulBase)
- void ROM\_ADCPhaseDelaySet (unsigned long ulBase, unsigned long ulPhase)
- void ROM\_ADCProcessorTrigger (unsigned long ulBase, unsigned long ulSequenceNum)
- unsigned long ROM\_ADCReferenceGet (unsigned long ulBase)
- void ROM\_ADCReferenceSet (unsigned long ulBase, unsigned long ulRef)
- void ROM\_ADCSequenceConfigure (unsigned long ulBase, unsigned long ulSequenceNum, unsigned long ulTrigger, unsigned long ulPriority)
- Iong ROM\_ADCSequenceDataGet (unsigned long ulBase, unsigned long ulSequenceNum, unsigned long \*pulBuffer)
- void ROM\_ADCSequenceDisable (unsigned long ulBase, unsigned long ulSequenceNum)
- void ROM\_ADCSequenceEnable (unsigned long ulBase, unsigned long ulSequenceNum)
- long ROM\_ADCSequenceOverflow (unsigned long ulBase, unsigned long ulSequenceNum)
- void ROM\_ADCSequenceOverflowClear (unsigned long ulBase, unsigned long ulSequenceNum)
- void ROM\_ADCSequenceStepConfigure (unsigned long ulBase, unsigned long ulSequenceNum, unsigned long ulStep, unsigned long ulConfig)
- Iong ROM\_ADCSequenceUnderflow (unsigned long ulBase, unsigned long ulSequenceNum)
- void ROM\_ADCSequenceUnderflowClear (unsigned long ulBase, unsigned long ulSequenceNum)

## 5.2.1 Function Documentation

5.2.1.1 ROM\_ADCComparatorConfigure

Configures an ADC digital comparator.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_ADCTABLE is an array of pointers located at ROM\_APITABLE[5]. ROM\_ADCComparatorConfigure is a function pointer located at ROM\_ADCTABLE[15].

#### Parameters:

*ulBase* is the base address of the ADC module. *ulComp* is the index of the comparator to configure. *ulConfig* is the configuration of the comparator.

#### **Description:**

This function will configure a comparator. The *ulConfig* parameter is the result of a logical OR operation between the **ADC\_COMP\_TRIG\_xxx**, and **ADC\_COMP\_INT\_xxx** values.

The ADC\_COMP\_TRIG\_xxx term can take on the following values:

- ADC\_COMP\_TRIG\_NONE to never trigger PWM fault condition.
- ADC\_COMP\_TRIG\_LOW\_ALWAYS to always trigger PWM fault condition when ADC output is in the low-band.
- ADC\_COMP\_TRIG\_LOW\_ONCE to trigger PWM fault condition once when ADC output transitions into the low-band.
- ADC\_COMP\_TRIG\_LOW\_HALWAYS to always trigger PWM fault condition when ADC output is in the low-band only if ADC output has been in the high-band since the last trigger output.
- ADC\_COMP\_TRIG\_LOW\_HONCE to trigger PWM fault condition once when ADC output transitions into low-band only if ADC output has been in the high-band since the last trigger output.
- ADC\_COMP\_TRIG\_MID\_ALWAYS to always trigger PWM fault condition when ADC output is in the mid-band.
- ADC\_COMP\_TRIG\_MID\_ONCE to trigger PWM fault condition once when ADC output transitions into the mid-band.
- ADC\_COMP\_TRIG\_HIGH\_ALWAYS to always trigger PWM fault condition when ADC output is in the high-band.
- ADC\_COMP\_TRIG\_HIGH\_ONCE to trigger PWM fault condition once when ADC output transitions into the high-band.
- ADC\_COMP\_TRIG\_HIGH\_HALWAYS to always trigger PWM fault condition when ADC output is in the high-band only if ADC output has been in the low-band since the last trigger output.
- ADC\_COMP\_TRIG\_HIGH\_HONCE to trigger PWM fault condition once when ADC output transitions into high-band only if ADC output has been in the low-band since the last trigger output.

The **ADC\_COMP\_INT\_xxx** term can take on the following values:

- ADC\_COMP\_INT\_NONE to never generate ADC interrupt.
- ADC\_COMP\_INT\_LOW\_ALWAYS to always generate ADC interrupt when ADC output is in the low-band.
- ADC\_COMP\_INT\_LOW\_ONCE to generate ADC interrupt once when ADC output transitions into the low-band.
- ADC\_COMP\_\_INT\_LOW\_HALWAYS to always generate ADC interrupt when ADC output is in the low-band only if ADC output has been in the high-band since the last trigger output.
- ADC\_COMP\_INT\_LOW\_HONCE to generate ADC interrupt once when ADC output transitions into low-band only if ADC output has been in the high-band since the last trigger output.
- ADC\_COMP\_INT\_MID\_ALWAYS to always generate ADC interrupt when ADC output is in the mid-band.
- ADC\_COMP\_INT\_MID\_ONCE to generate ADC interrupt once when ADC output transitions into the mid-band.
- ADC\_COMP\_INT\_HIGH\_ALWAYS to always generate ADC interrupt when ADC output is in the high-band.
- ADC\_COMP\_INT\_HIGH\_ONCE to generate ADC interrupt once when ADC output transitions into the high-band.
- ADC\_COMP\_INT\_HIGH\_HALWAYS to always generate ADC interrupt when ADC output is in the high-band only if ADC output has been in the low-band since the last trigger output.
- ADC\_COMP\_INT\_HIGH\_HONCE to generate ADC interrupt once when ADC output transitions into high-band only if ADC output has been in the low-band since the last trigger output.

**Returns:** 

None.

## 5.2.1.2 ROM\_ADCComparatorIntClear

Clears sample sequence comparator interrupt source.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_ADCTABLE is an array of pointers located at ROM\_APITABLE[5]. ROM\_ADCComparatorIntClear is a function pointer located at ROM\_ADCTABLE[21].

#### Parameters:

*ulBase* is the base address of the ADC module. *ulStatus* is the bit-mapped interrupts status to clear.

#### **Description:**

The specified interrupt status is cleared.

#### Returns:

None.

## 5.2.1.3 ROM\_ADCComparatorIntDisable

Disables a sample sequence comparator interrupt.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_ADCTABLE is an array of pointers located at ROM\_APITABLE[5]. ROM\_ADCComparatorIntDisable is a function pointer located at ROM\_ADCTABLE[18].

#### **Parameters:**

*ulBase* is the base address of the ADC module. *ulSequenceNum* is the sample sequence number.

#### **Description:**

This function disables the requested sample sequence comparator interrupt.

#### **Returns:**

None.

## 5.2.1.4 ROM\_ADCComparatorIntEnable

Enables a sample sequence comparator interrupt.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_ADCTABLE is an array of pointers located at ROM\_APITABLE[5]. ROM\_ADCComparatorIntEnable is a function pointer located at ROM\_ADCTABLE[19].

#### **Parameters:**

*ulBase* is the base address of the ADC module. *ulSequenceNum* is the sample sequence number.

#### **Description:**

This function enables the requested sample sequence comparator interrupt.

#### **Returns:**

None.

## 5.2.1.5 ROM\_ADCComparatorIntStatus

Gets the current comparator interrupt status.

#### Prototype:

unsigned long ROM\_ADCComparatorIntStatus(unsigned long ulBase)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_ADCTABLE is an array of pointers located at ROM\_APITABLE[5]. ROM\_ADCComparatorIntStatus is a function pointer located at ROM\_ADCTABLE[20].

#### **Parameters:**

ulBase is the base address of the ADC module.

#### **Description:**

This returns the digitial comparator interrupt status bits. This status is sequence agnostic.

#### Returns:

The current comparator interrupt status.

## 5.2.1.6 ROM\_ADCComparatorRegionSet

Defines the ADC digital comparator regions.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_ADCTABLE is an array of pointers located at ROM\_APITABLE[5]. ROM\_ADCComparatorRegionSet is a function pointer located at ROM\_ADCTABLE[16].

#### Parameters:

*ulBase* is the base address of the ADC module. *ulComp* is the index of the comparator to configure. *ulLowRef* is the reference point for the low/mid band threshold. *ulHighRef* is the reference point for the mid/high band threshold.

#### **Description:**

The ADC digital comparator operation is based on three ADC value regions:

- low-band is defined as any ADC value less than or equal to the *ulLowRef* value.
- mid-band is defined as any ADC value greater than the ulLowRef value but less than or equal to the ulHighRef value.
- high-band is defined as any ADC value greater than the *ulHighRef* value.

#### Returns:

None.

## 5.2.1.7 ROM\_ADCComparatorReset

Resets the current ADC digital comparator conditions.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_ADCTABLE is an array of pointers located at ROM\_APITABLE[5]. ROM\_ADCComparatorReset is a function pointer located at ROM\_ADCTABLE[17].

#### Parameters:

*ulBase* is the base address of the ADC module. *ulComp* is the index of the comparator. *bTrigger* is the flag to indicate reset of Trigger conditions. *bInterrupt* is the flag to indicate reset of Interrupt conditions.

#### **Description:**

Because the digital comparator uses current and previous ADC values, this function is provide to allow the comparator to be reset to its initial value to prevent stale data from being used when a sequence is enabled.

#### Returns:

None.

## 5.2.1.8 ROM\_ADCHardwareOversampleConfigure

Configures the hardware oversampling factor of the ADC.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_ADCTABLE is an array of pointers located at ROM\_APITABLE[5]. ROM\_ADCHardwareOversampleConfigure is a function pointer located at ROM\_ADCTABLE[14].

#### Parameters:

*ulBase* is the base address of the ADC module. *ulFactor* is the number of samples to be averaged.

#### **Description:**

This function configures the hardware oversampling for the ADC, which can be used to provide better resolution on the sampled data. Oversampling is accomplished by averaging multiple samples from the same analog input. Six different oversampling rates are supported; 2x, 4x, 8x, 16x, 32x, and 64x. Specifying an oversampling factor of zero will disable hardware oversampling.

Hardware oversampling applies uniformly to all sample sequencers. It does not reduce the depth of the sample sequencers like the software oversampling APIs; each sample written into the sample sequence FIFO is a fully oversampled analog input reading.

Enabling hardware averaging increases the precision of the ADC at the cost of throughput. For example, enabling 4x oversampling reduces the throughput of a 250 Ksps ADC to 62.5 Ksps.

#### Note:

Hardware oversampling is available beginning with Rev C0 of the Stellaris microcontroller.

#### **Returns:**

None.

## 5.2.1.9 ROM\_ADCIntClear

Clears sample sequence interrupt source.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_ADCTABLE is an array of pointers located at ROM\_APITABLE[5]. ROM\_ADCIntClear is a function pointer located at ROM\_ADCTABLE[4].

#### **Parameters:**

*ulBase* is the base address of the ADC module. *ulSequenceNum* is the sample sequence number.

#### **Description:**

The specified sample sequence interrupt is cleared, so that it no longer asserts. This must be done in the interrupt handler to keep it from being called again immediately upon exit.

#### Note:

Because there is a write buffer in the Cortex-M3 processor, it may take several clock cycles before the interrupt source is actually cleared. Therefore, it is recommended that the interrupt source be cleared early in the interrupt handler (as opposed to the very last action) to avoid returning from the interrupt handler before the interrupt source is actually cleared. Failure to do so may result in the interrupt handler being immediately reentered (because the interrupt controller still sees the interrupt source asserted).

#### **Returns:**

None.

## 5.2.1.10 ROM\_ADCIntDisable

Disables a sample sequence interrupt.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_ADCTABLE is an array of pointers located at ROM\_APITABLE[5]. ROM\_ADCIntDisable is a function pointer located at ROM\_ADCTABLE[1].

#### Parameters:

*ulBase* is the base address of the ADC module. *ulSequenceNum* is the sample sequence number.

#### **Description:**

This function disables the requested sample sequence interrupt.

#### **Returns:**

None.

## 5.2.1.11 ROM\_ADCIntEnable

Enables a sample sequence interrupt.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_ADCTABLE is an array of pointers located at ROM\_APITABLE[5]. ROM\_ADCIntEnable is a function pointer located at ROM\_ADCTABLE[2].

#### **Parameters:**

*ulBase* is the base address of the ADC module. *ulSequenceNum* is the sample sequence number.

#### **Description:**

This function enables the requested sample sequence interrupt. Any outstanding interrupts are cleared before enabling the sample sequence interrupt.

#### Returns:

None.

## 5.2.1.12 ROM\_ADCIntStatus

Gets the current interrupt status.

#### Prototype:

```
unsigned long
ROM_ADCIntStatus(unsigned long ulBase,
unsigned long ulSequenceNum,
tBoolean bMasked)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_ADCTABLE is an array of pointers located at ROM\_APITABLE[5]. ROM\_ADCIntStatus is a function pointer located at ROM\_ADCTABLE[3].

#### **Parameters:**

ulBase is the base address of the ADC module.

ulSequenceNum is the sample sequence number.

**bMasked** is false if the raw interrupt status is required and true if the masked interrupt status is required.

#### **Description:**

This returns the interrupt status for the specified sample sequence. Either the raw interrupt status or the status of interrupts that are allowed to reflect to the processor can be returned.

#### **Returns:**

The current raw or masked interrupt status.

## 5.2.1.13 ROM\_ADCPhaseDelayGet

Gets the phase delay between a trigger and the start of a sequence.

#### Prototype:

unsigned long ROM\_ADCPhaseDelayGet (unsigned long ulBase)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_ADCTABLE is an array of pointers located at ROM\_APITABLE[5]. ROM\_ADCPhaseDelayGet is a function pointer located at ROM\_ADCTABLE[25].

#### Parameters:

ulBase is the base address of the ADC module.

#### **Description:**

This function gets the current phase delay between the detection of an ADC trigger event and the start of the sample sequence.

#### Returns:

Returns the phase delay, specified as one of ADC\_PHASE\_0, ADC\_PHASE\_22\_5, ADC\_PHASE\_45, ADC\_PHASE\_67\_5, ADC\_PHASE\_90, ADC\_PHASE\_112\_5, ADC\_PHASE\_135, ADC\_PHASE\_157\_5, ADC\_PHASE\_180, ADC\_PHASE\_202\_5, ADC\_PHASE\_225, ADC\_PHASE\_247\_5, ADC\_PHASE\_270, ADC\_PHASE\_292\_5, ADC\_PHASE\_315, or ADC\_PHASE\_337\_5.

### 5.2.1.14 ROM\_ADCPhaseDelaySet

Sets the phase delay between a trigger and the start of a sequence.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_ADCTABLE is an array of pointers located at ROM\_APITABLE[5]. ROM\_ADCPhaseDelaySet is a function pointer located at ROM\_ADCTABLE[24].

#### Parameters:

ulBase is the base address of the ADC module.

ulPhase is the phase delay, specified as one of ADC\_PHASE\_0, ADC\_PHASE\_22\_5, ADC\_PHASE\_45, ADC\_PHASE\_67\_5, ADC\_PHASE\_90, ADC\_PHASE\_112\_5, ADC\_PHASE\_135, ADC\_PHASE\_157\_5, ADC\_PHASE\_180, ADC\_PHASE\_202\_5, ADC\_PHASE\_225, ADC\_PHASE\_247\_5, ADC\_PHASE\_270, ADC\_PHASE\_292\_5, ADC\_PHASE\_315, or ADC\_PHASE\_337\_5.

#### **Description:**

This function sets the phase delay between the detection of an ADC trigger event and the start of the sample sequence. By selecting a different phase delay for a pair of ADC modules (such

as **ADC\_PHASE\_0** and **ADC\_PHASE\_180**) and having each ADC module sample the same analog input, it is possible to increase the sampling rate of the analog input (with samples N, N+2, N+4, and so on, coming from the first ADC and samples N+1, N+3, N+5, and so on, coming from the second ADC). The ADC module has a single phase delay that is applied to all sample sequences within that module.

#### Returns:

None.

#### 5.2.1.15 ROM\_ADCProcessorTrigger

Causes a processor trigger for a sample sequence.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_ADCTABLE is an array of pointers located at ROM\_APITABLE[5]. ROM\_ADCProcessorTrigger is a function pointer located at ROM\_ADCTABLE[13].

#### Parameters:

ulBase is the base address of the ADC module.

ulSequenceNum is the sample sequence number, with ADC\_TRIGGER\_WAIT or ADC\_TRIGGER\_SIGNAL optionally ORed into it.

#### **Description:**

This function triggers a processor-initiated sample sequence if the sample sequence trigger is configured to **ADC\_TRIGGER\_PROCESSOR**. If **ADC\_TRIGGER\_WAIT** is ORed into the sequence number, the processor-initiated trigger is delayed until a later processor-initiated trigger to a different ADC module that specifies **ADC\_TRIGGER\_SIGNAL**, allowing multiple ADCs to start from a processor-initiated trigger in a synchronous manner.

#### Returns:

None.

#### 5.2.1.16 ROM\_ADCReferenceGet

Returns the current setting of the ADC reference.

#### Prototype:

```
unsigned long
ROM_ADCReferenceGet(unsigned long ulBase)
```

#### **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.
ROM_ADCTABLE is an array of pointers located at ROM_APITABLE[5].
ROM_ADCReferenceGet is a function pointer located at ROM_ADCTABLE[23].
```

#### **Parameters:**

ulBase is the base address of the ADC module.

#### **Description:**

Returns the value of the ADC reference setting. The returned value will be one of **ADC\_REF\_INT** or **ADC\_REF\_EXT\_3V**.

#### **Returns:**

The current setting of the ADC reference.

### 5.2.1.17 ROM\_ADCReferenceSet

Selects the ADC reference.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_ADCTABLE is an array of pointers located at ROM\_APITABLE[5]. ROM\_ADCReferenceSet is a function pointer located at ROM\_ADCTABLE[22].

#### Parameters:

*ulBase* is the base address of the ADC module. *ulRef* is the reference to use.

#### **Description:**

The ADC reference is set as specified by *ulRef*. It must be one of **ADC\_REF\_INT** or **ADC\_REF\_EXT\_3V**, for internal or external reference. If **ADC\_REF\_INT** is chosen, then an internal 3V reference is used and no external reference is needed. If **ADC\_REF\_EXT\_3V** is chosen, then a 3V reference must be supplied to the AVREF pin.

#### **Returns:**

None.

## 5.2.1.18 ROM\_ADCSequenceConfigure

Configures the trigger source and priority of a sample sequence.

#### **Prototype:**

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_ADCTABLE is an array of pointers located at ROM\_APITABLE[5]. ROM\_ADCSequenceConfigure is a function pointer located at ROM\_ADCTABLE[7].

#### Parameters:

ulBase is the base address of the ADC module.

- ulSequenceNum is the sample sequence number.
- ulTrigger is the trigger source that initiates the sample sequence; must be one of the ADC\_TRIGGER\_\* values.
- *ulPriority* is the relative priority of the sample sequence with respect to the other sample sequences.

#### **Description:**

This function configures the initiation criteria for a sample sequence. Valid sample sequences range from zero to three; sequence zero will capture up to eight samples, sequences one and two will capture up to four samples, and sequence three will capture a single sample. The trigger condition and priority (with respect to other sample sequence execution) is set.

The *ulTrigger* parameter can take on the following values:

- ADC\_TRIGGER\_PROCESSOR A trigger generated by the processor, via the ROM\_ADCProcessorTrigger() function.
- ADC\_TRIGGER\_COMP0 A trigger generated by the first analog comparator; configured with ROM\_ComparatorConfigure().
- ADC\_TRIGGER\_COMP1 A trigger generated by the second analog comparator; configured with ROM\_ComparatorConfigure().
- ADC\_TRIGGER\_COMP2 A trigger generated by the third analog comparator; configured with ROM\_ComparatorConfigure().
- ADC\_TRIGGER\_EXTERNAL A trigger generated by an input from the Port B4 pin.
- ADC\_TRIGGER\_TIMER A trigger generated by a timer; configured with ROM\_TimerControlTrigger().
- ADC\_TRIGGER\_PWM0 A trigger generated by the first PWM generator; configured with ROM\_PWMGenIntTrigEnable().
- ADC\_TRIGGER\_PWM1 A trigger generated by the second PWM generator; configured with ROM\_PWMGenIntTrigEnable().
- ADC\_TRIGGER\_PWM2 A trigger generated by the third PWM generator; configured with ROM\_PWMGenIntTrigEnable().
- ADC\_TRIGGER\_PWM3 A trigger generated by the fourth PWM generator; configured with ROM\_PWMGenIntTrigEnable().
- ADC\_TRIGGER\_ALWAYS A trigger that is always asserted, causing the sample sequence to capture repeatedly (so long as there is not a higher priority source active).

The *ulPriority* parameter is a value between 0 and 3, where 0 represents the highest priority and 3 the lowest. Note that when programming the priority among a set of sample sequences, each must have unique priority; it is up to the caller to guarantee the uniqueness of the priorities.

#### **Returns:**

None.

## 5.2.1.19 ROM\_ADCSequenceDataGet

Gets the captured data for a sample sequence.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_ADCTABLE is an array of pointers located at ROM\_APITABLE[5]. ROM\_ADCSequenceDataGet is a function pointer located at ROM\_ADCTABLE[0].

#### Parameters:

*ulBase* is the base address of the ADC module.

ulSequenceNum is the sample sequence number.

pulBuffer is the address where the data is stored.

#### **Description:**

This function copies data from the specified sample sequence output FIFO to a memory resident buffer. The number of samples available in the hardware FIFO are copied into the buffer, which is assumed to be large enough to hold that many samples. This will only return the samples that are presently available, which may not be the entire sample sequence if it is in the process of being executed.

#### Returns:

Returns the number of samples copied to the buffer.

## 5.2.1.20 ROM\_ADCSequenceDisable

Disables a sample sequence.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_ADCTABLE is an array of pointers located at ROM\_APITABLE[5]. ROM\_ADCSequenceDisable is a function pointer located at ROM\_ADCTABLE[6].

#### Parameters:

*ulBase* is the base address of the ADC module. *ulSequenceNum* is the sample sequence number.

#### **Description:**

Prevents the specified sample sequence from being captured when its trigger is detected. A sample sequence should be disabled before it is configured.

Returns:

None.

## 5.2.1.21 ROM\_ADCSequenceEnable

Enables a sample sequence.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_ADCTABLE is an array of pointers located at ROM\_APITABLE[5]. ROM\_ADCSequenceEnable is a function pointer located at ROM\_ADCTABLE[5].

#### **Parameters:**

*ulBase* is the base address of the ADC module. *ulSequenceNum* is the sample sequence number.

#### **Description:**

Allows the specified sample sequence to be captured when its trigger is detected. A sample sequence must be configured before it is enabled.

#### Returns:

None.

## 5.2.1.22 ROM\_ADCSequenceOverflow

Determines if a sample sequence overflow occurred.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_ADCTABLE is an array of pointers located at ROM\_APITABLE[5]. ROM\_ADCSequenceOverflow is a function pointer located at ROM\_ADCTABLE[9].

#### Parameters:

*ulBase* is the base address of the ADC module. *ulSequenceNum* is the sample sequence number.

#### **Description:**

This determines if a sample sequence overflow has occurred. This will happen if the captured samples are not read from the FIFO before the next trigger occurs.

#### **Returns:**

Returns zero if there was not an overflow, and non-zero if there was.

## 5.2.1.23 ROM\_ADCSequenceOverflowClear

Clears the overflow condition on a sample sequence.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_ADCTABLE is an array of pointers located at ROM\_APITABLE[5]. ROM\_ADCSequenceOverflowClear is a function pointer located at ROM\_ADCTABLE[10].

#### **Parameters:**

*ulBase* is the base address of the ADC module. *ulSequenceNum* is the sample sequence number.

#### **Description:**

This will clear an overflow condition on one of the sample sequences. The overflow condition must be cleared in order to detect a subsequent overflow condition (it otherwise causes no harm).

#### **Returns:**

None.

## 5.2.1.24 ROM\_ADCSequenceStepConfigure

Configure a step of the sample sequencer.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_ADCTABLE is an array of pointers located at ROM\_APITABLE[5]. ROM\_ADCSequenceStepConfigure is a function pointer located at ROM\_ADCTABLE[8].

#### Parameters:

ulBase is the base address of the ADC module.

ulSequenceNum is the sample sequence number.

ulStep is the step to be configured.

ulConfig is the configuration of this step; must be a logical OR of ADC\_CTL\_TS, ADC\_CTL\_IE, ADC\_CTL\_END, ADC\_CTL\_D, one of the input channel selects (ADC\_CTL\_CH0 through ADC\_CTL\_CH15), and one of the digital comparator selects (ADC\_CTL\_CMP0 through ADC\_CTL\_CMP7).
#### **Description:**

This function will set the configuration of the ADC for one step of a sample sequence. The ADC can be configured for single-ended or differential operation (the ADC\_CTL\_D bit selects differential operation when set), the channel to be sampled can be chosen (the ADC\_CTL\_CH0 through ADC\_CTL\_CH15 values), and the internal temperature sensor can be selected (the ADC\_CTL\_TS bit). Additionally, this step can be defined as the last in the sequence (the ADC\_CTL\_END bit) and it can be configured to cause an interrupt when the step is complete (the ADC\_CTL\_IE bit). If the digital comparators are present on the device, this step may also be configured to send the ADC sample to the selected comparator using ADC\_CTL\_CMP0 through ADC\_CTL\_CMP7. The configuration is used by the ADC at the appropriate time when the trigger for this sequence occurs.

#### Note:

If the Digitial Comparator is present and enabled using the **ADC\_CTL\_CMP0** through **ADC\_CTL\_CMP7** selects, the ADC sample will NOT be written into the ADC sequence data FIFO.

The *ulStep* parameter determines the order in which the samples are captured by the ADC when the trigger occurs. It can range from zero to seven for the first sample sequence, from zero to three for the second and third sample sequence, and can only be zero for the fourth sample sequence.

Differential mode only works with adjacent channel pairs (for example, 0 and 1). The channel select must be the number of the channel pair to sample (for example, **ADC\_CTL\_CH0** for 0 and 1, or **ADC\_CTL\_CH1** for 2 and 3) or undefined results will be returned by the ADC. Additionally, if differential mode is selected when the temperature sensor is being sampled, undefined results will be returned by the ADC.

It is the responsibility of the caller to ensure that a valid configuration is specified; this function does not check the validity of the specified configuration.

#### **Returns:**

None.

# 5.2.1.25 ROM\_ADCSequenceUnderflow

Determines if a sample sequence underflow occurred.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_ADCTABLE is an array of pointers located at ROM\_APITABLE[5]. ROM\_ADCSequenceUnderflow is a function pointer located at ROM\_ADCTABLE[11].

#### Parameters:

*ulBase* is the base address of the ADC module. *ulSequenceNum* is the sample sequence number.

#### **Description:**

This determines if a sample sequence underflow has occurred. This will happen if too many samples are read from the FIFO.

#### **Returns:**

Returns zero if there was not an underflow, and non-zero if there was.

# 5.2.1.26 ROM\_ADCSequenceUnderflowClear

Clears the underflow condition on a sample sequence.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_ADCTABLE is an array of pointers located at ROM\_APITABLE[5]. ROM\_ADCSequenceUnderflowClear is a function pointer located at ROM\_ADCTABLE[12].

#### Parameters:

**ulBase** is the base address of the ADC module.

ulSequenceNum is the sample sequence number.

#### **Description:**

This will clear an underflow condition on one of the sample sequences. The underflow condition must be cleared in order to detect a subsequent underflow condition (it otherwise causes no harm).

# **Returns:**

None.

# 6 Controller Area Network (CAN)

Introduction	
Functions	40

# 6.1 Introduction

The Controller Area Network (CAN) APIs provide a set of functions for accessing the Stellaris CAN modules. Functions are provided to configure the CAN controllers, configure message objects, and manage CAN interrupts.

The Stellaris CAN module provides hardware processing of the CAN data link layer. It can be configured with message filters and preloaded message data so that it can autonomously send and receive messages on the bus, and notify the application accordingly. It automatically handles generation and checking of CRCs, error processing, and retransmission of CAN messages.

The message objects are stored in the CAN controller and provide the main interface for the CAN module on the CAN bus. There are 32 message objects that can each be programmed to handle a separate message ID, or can be chained together for a sequence of frames with the same ID. The message identifier filters provide masking that can be programmed to match any or all of the message ID bits, and frame types.

The CAN module is disabled by default, so the the ROM\_CANInit() function must be called before any other CAN functions are called. This call initializes the message objects to a safe state prior to enabling the controller on the CAN bus. Also, the bit timing values must be programmed prior to enabling the CAN controller. The ROM\_CANBitTimingSet() function should be called with the appropriate bit timing values for the CAN bus. Once these two functions have been called, a CAN controller can be enabled using the ROM\_CANEnable(), and later disabled using ROM\_CANDisable() if needed. Calling ROM\_CANDisable() does not reinitialize a CAN controller, so it can be used to temporarily remove a CAN controller from the bus.

The CAN controller is highly configurable and contains 32 message objects that can be programmed to automatically transmit and receive CAN messages under certain conditions. Message objects allow the application to perform some actions automatically without interaction from the microcontroller. Some examples of these actions are the following:

- Send a data frame immediately
- Send a data frame when a matching remote frame is seen on the CAN bus
- Receive a specific data frame
- Receive data frames that match a certain identifier pattern

To configure message objects to perform any of these actions, the application must first set up one of the 32 message objects using ROM\_CANMessageSet(). This function must be used to configure a message object to send data, or to configure a message object to receive data. Each message object can be configured to generate interrupts on transmission or reception of CAN messages.

When data is received from the CAN bus, the application can use the ROM\_CANMessageGet() function to read the received message. This function can also be used to read a message object that is already configured in order to populate a message structure prior to making changes to the

configuration of a message object. Reading the message object using this function will also clear any pending interrupt on the message object.

Once a message object has been configured using ROM\_CANMessageSet(), it has allocated the message object and will continue to perform its programmed function unless it is released with a call to ROM\_CANMessageClear(). The application is not required to clear out a message object before setting it with a new configuration, because each time ROM\_CANMessageSet() is called, it will overwrite any previously programmed configuration.

The 32 message objects are identical except for priority. The lowest numbered message objects have the highest priority. Priority affects operation in two ways. First, if multiple actions are ready at the same time, the one with the highest priority message object will occur first. And second, when multiple message objects have interrupts pending, the highest priority will be presented first when reading the interrupt status. It is up to the application to manage the 32 message objects as a resource, and determine the best method for allocating and releasing them.

The CAN controller can generate interrupts on several conditions:

- When any message object transmits a message
- When any message object receives a message
- On warning conditions such as an error counter reaching a limit or occurrence of various bus errors
- On controller error conditions such as entering the bus-off state

Once CAN interrupts are enabled, the handler will be invoked whenever a CAN interrupt is triggered. The handler can determine which condition caused the interrupt by using the ROM\_CANIntStatus() function. Multiple conditions can be pending when an interrupt occurs, so the handler must be designed to process all pending interrupt conditions before exiting. Each interrupt condition must be cleared before exiting the handler. There are two ways to do this. The ROM\_CANIntClear() function will clear a specific interrupt condition without further action required by the handler. However, the handler can also clear the condition by performing certain actions. If the interrupt is a status interrupt, the interrupt can be cleared by reading the status register with ROM\_CANStatusGet(). If the interrupt is caused by one of the message objects, then it can be cleared by reading the message object using ROM\_CANMessageGet().

There are several status registers that can be used to help the application manage the controller. The status registers are read using the ROM\_CANStatusGet() function. There is a controller status register that provides general status information such as error or warning conditions. There are also several status registers that provide information about all of the message objects at once using a 32-bit bit map of the status, with one bit representing each message object. These status registers can be used to determine:

- Which message objects have unprocessed received data
- Which message objects have pending transmission requests
- Which message objects are allocated for use

# 6.2 Functions

# Functions

unsigned long ROM\_CANBitRateSet (unsigned long ulBase, unsigned long ulSourceClock, unsigned long ulBitRate)

- void ROM\_CANBitTimingGet (unsigned long ulBase, tCANBitClkParms \*pClkParms)
- void ROM\_CANBitTimingSet (unsigned long ulBase, tCANBitClkParms \*pClkParms)
- void ROM\_CANDisable (unsigned long ulBase)
- void ROM\_CANEnable (unsigned long ulBase)
- tBoolean ROM\_CANErrCntrGet (unsigned long ulBase, unsigned long \*pulRxCount, unsigned long \*pulTxCount)
- void ROM\_CANInit (unsigned long ulBase)
- void ROM\_CANIntClear (unsigned long ulBase, unsigned long ulIntClr)
- void ROM\_CANIntDisable (unsigned long ulBase, unsigned long ulIntFlags)
- void ROM\_CANIntEnable (unsigned long ulBase, unsigned long ulIntFlags)
- unsigned long ROM\_CANIntStatus (unsigned long ulBase, tCANIntStsReg eIntStsReg)
- void ROM\_CANMessageClear (unsigned long ulBase, unsigned long ulObjID)
- void ROM\_CANMessageGet (unsigned long ulBase, unsigned long ulObjID, tCANMsgObject \*pMsgObject, tBoolean bClrPendingInt)
- void ROM\_CANMessageSet (unsigned long ulBase, unsigned long ulObjID, tCANMsgObject \*pMsgObject, tMsgObjType eMsgType)
- tBoolean ROM\_CANRetryGet (unsigned long ulBase)
- void ROM\_CANRetrySet (unsigned long ulBase, tBoolean bAutoRetry)
- unsigned long ROM\_CANStatusGet (unsigned long ulBase, tCANStsReg eStatusReg)

# 6.2.1 Function Documentation

# 6.2.1.1 ROM\_CANBitRateSet

This function is used to set the CAN bit timing values to a nominal setting based on a desired bit rate.

## Prototype:

```
unsigned long
ROM_CANBitRateSet(unsigned long ulBase,
unsigned long ulSourceClock,
unsigned long ulBitRate)
```

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_CANTABLE is an array of pointers located at ROM\_APITABLE[18]. ROM\_CANBitRateSet is a function pointer located at ROM\_CANTABLE[16].

## Parameters:

*ulBase* is the base address of the CAN controller. *ulSourceClock* is the system clock for the device in Hz. *ulBitRate* is the desired bit rate.

### **Description:**

This function will set the CAN bit timing for the bit rate passed in the *ulBitRate* parameter based on the *ulSourceClock* parameter. Since the CAN clock is based off of the system clock the calling function should pass in the source clock rate either by retrieving it from ROM\_SysCtlClockGet() or using a specific value in Hz. The CAN bit timing is calculated assuming a minimal amount of propagation delay, which will work for most cases where the

network length is short. If tighter timing requirements or longer network lengths are needed, then the ROM\_CANBitTimingSet() function is available for full customization of all of the CAN bit timing values. Since not all bit rates can be matched exactly, the bit rate is set to the value closest to the desired bit rate without being higher than the *ulBitRate* value.

#### **Returns:**

This function returns the bit rate that the CAN controller was configured to use or it returns 0 to indicate that the bit rate was not changed because the requested bit rate was not valid.

# 6.2.1.2 ROM\_CANBitTimingGet

Reads the current settings for the CAN controller bit timing.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_CANTABLE is an array of pointers located at ROM\_APITABLE[18]. ROM\_CANBitTimingGet is a function pointer located at ROM\_CANTABLE[5].

#### **Parameters:**

*ulBase* is the base address of the CAN controller.

*pClkParms* is a pointer to a structure to hold the timing parameters.

#### **Description:**

This function reads the current configuration of the CAN controller bit clock timing, and stores the resulting information in the structure supplied by the caller. Refer to ROM\_CANBitTimingSet() for the meaning of the values that are returned in the structure pointed to by *pClkParms*.

#### Returns:

None.

# 6.2.1.3 ROM\_CANBitTimingSet

Configures the CAN controller bit timing.

#### Prototype:

#### **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.
ROM_CANTABLE is an array of pointers located at ROM_APITABLE[18].
ROM_CANBitTimingSet is a function pointer located at ROM_CANTABLE[4].
```

#### Parameters:

*ulBase* is the base address of the CAN controller. *pClkParms* points to the structure with the clock parameters.

#### **Description:**

Configures the various timing parameters for the CAN bus bit timing: Propagation segment, Phase Buffer 1 segment, Phase Buffer 2 segment, and the Synchronization Jump Width. The values for Propagation and Phase Buffer 1 segments are derived from the combination pClkParms->uSyncPropPhase1Seg parameter. Phase Buffer 2 is determined from the pClkParms->uPhase2Seg parameter. These two parameters, along with pClkParms->uSJW are based in units of bit time quanta. The actual quantum time is determined by the pClkParms->uQuantumPrescaler value, which specifies the divisor for the CAN module clock.

The total bit time, in quanta, will be the sum of the two Seg parameters, as follows:

bit\_time\_q = uSyncPropPhase1Seg + uPhase2Seg + 1

Note that the Sync\_Seg is always one quantum in duration, and will be added to derive the correct duration of Prop\_Seg and Phase1\_Seg.

The equation to determine the actual bit rate is as follows:

CAN Clock / ((uSyncPropPhase1Seg + uPhase2Seg + 1) \* (uQuantumPrescaler))

This means that with uSyncPropPhase1Seg = 4, uPhase2Seg = 1, uQuantumPrescaler = 2 and an 8 MHz CAN clock, that the bit rate will be (8 MHz) / ((5 + 2 + 1) \* 2) or 500 Kbit/sec.

#### **Returns:**

None.

# 6.2.1.4 ROM\_CANDisable

Disables the CAN controller.

#### Prototype:

```
void
ROM_CANDisable(unsigned long ulBase)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_CANTABLE is an array of pointers located at ROM\_APITABLE[18]. ROM\_CANDisable is a function pointer located at ROM\_CANTABLE[3].

#### Parameters:

ulBase is the base address of the CAN controller to disable.

#### **Description:**

Disables the CAN controller for message processing. When disabled, the controller will no longer automatically process data on the CAN bus. The controller can be restarted by calling ROM\_CANEnable(). The state of the CAN controller and the message objects in the controller are left as they were before this call was made.

#### Returns:

None.

# 6.2.1.5 ROM\_CANEnable

Enables the CAN controller.

#### Prototype:

void
ROM\_CANEnable(unsigned long ulBase)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_CANTABLE is an array of pointers located at ROM\_APITABLE[18]. ROM\_CANEnable is a function pointer located at ROM\_CANTABLE[2].

#### Parameters:

ulBase is the base address of the CAN controller to enable.

#### **Description:**

Enables the CAN controller for message processing. Once enabled, the controller will automatically transmit any pending frames, and process any received frames. The controller can be stopped by calling ROM\_CANDisable(). Prior to calling ROM\_CANEnable(), ROM\_CANInit() should have been called to initialize the controller and the CAN bus clock should be configured by calling ROM\_CANBitTimingSet().

#### Returns:

None.

# 6.2.1.6 ROM\_CANErrCntrGet

Reads the CAN controller error counter register.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_CANTABLE is an array of pointers located at ROM\_APITABLE[18]. ROM\_CANErrCntrGet is a function pointer located at ROM\_CANTABLE[15].

#### Parameters:

*ulBase* is the base address of the CAN controller. *pulRxCount* is a pointer to storage for the receive error counter. *pulTxCount* is a pointer to storage for the transmit error counter.

#### **Description:**

Reads the error counter register and returns the transmit and receive error counts to the caller along with a flag indicating if the controller receive counter has reached the error passive limit. The values of the receive and transmit error counters are returned through the pointers provided as parameters.

After this call, \**pulRxCount* will hold the current receive error count and \**pulTxCount* will hold the current transmit error count.

#### **Returns:**

Returns **true** if the receive error count has reached the error passive limit, and **false** if the error count is below the error passive limit.

# 6.2.1.7 ROM\_CANInit

Initializes the CAN controller after reset.

#### Prototype:

```
void
ROM_CANInit(unsigned long ulBase)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_CANTABLE is an array of pointers located at ROM\_APITABLE[18]. ROM\_CANInit is a function pointer located at ROM\_CANTABLE[1].

#### Parameters:

ulBase is the base address of the CAN controller.

#### **Description:**

After reset, the CAN controller is left in the disabled state. However, the memory used for message objects contains undefined values and must be cleared prior to enabling the CAN controller the first time. This prevents unwanted transmission or reception of data before the message objects are configured. This function must be called before enabling the controller the first time.

#### **Returns:**

None.

# 6.2.1.8 ROM\_CANIntClear

Clears a CAN interrupt source.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_CANTABLE is an array of pointers located at ROM\_APITABLE[18]. ROM\_CANIntClear is a function pointer located at ROM\_CANTABLE[0].

#### **Parameters:**

*ulBase* is the base address of the CAN controller. *ulIntClr* is a value indicating which interrupt source to clear.

#### **Description:**

This function can be used to clear a specific interrupt source. The *ullntClr* parameter should be one of the following values:

- **CAN\_INT\_INTID\_STATUS** Clears a status interrupt.
- 1-32 Clears the specified message object interrupt

It is not necessary to use this function to clear an interrupt. This should only be used if the application wants to clear an interrupt source without taking the normal interrupt action.

Normally, the status interrupt is cleared by reading the controller status using ROM\_CANStatusGet(). A specific message object interrupt is normally cleared by reading the message object using ROM\_CANMessageGet().

#### Note:

Because there is a write buffer in the Cortex-M3 processor, it may take several clock cycles before the interrupt source is actually cleared. Therefore, it is recommended that the interrupt source be cleared early in the interrupt handler (as opposed to the very last action) to avoid returning from the interrupt handler before the interrupt source is actually cleared. Failure to do so may result in the interrupt handler being immediately reentered (because the interrupt controller still sees the interrupt source asserted).

#### **Returns:**

None.

# 6.2.1.9 ROM\_CANIntDisable

Disables individual CAN controller interrupt sources.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_CANTABLE is an array of pointers located at ROM\_APITABLE[18]. ROM\_CANIntDisable is a function pointer located at ROM\_CANTABLE[11].

#### Parameters:

*ulBase* is the base address of the CAN controller. *ulIntFlags* is the bit mask of the interrupt sources to be disabled.

#### **Description:**

Disables the specified CAN controller interrupt sources. Only enabled interrupt sources can cause a processor interrupt.

The ulIntFlags parameter has the same definition as in the ROM\_CANIntEnable() function.

#### Returns:

None.

## 6.2.1.10 ROM CANIntEnable

Enables individual CAN controller interrupt sources.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_CANTABLE is an array of pointers located at ROM\_APITABLE[18]. ROM\_CANIntEnable is a function pointer located at ROM\_CANTABLE[10].

#### Parameters:

ulBase is the base address of the CAN controller.

ulintFlags is the bit mask of the interrupt sources to be enabled.

#### **Description:**

Enables specific interrupt sources of the CAN controller. Only enabled sources will cause a processor interrupt.

The ullntFlags parameter is the logical OR of any of the following:

- CAN\_INT\_ERROR a controller error condition has occurred
- CAN\_INT\_STATUS a message transfer has completed, or a bus error has been detected
- CAN\_INT\_MASTER allow CAN controller to generate interrupts

In order to generate any interrupts, **CAN\_INT\_MASTER** must be enabled. Further, for any particular transaction from a message object to generate an interrupt, that message object must have interrupts enabled (see ROM\_CANMessageSet()). **CAN\_INT\_ERROR** will generate an interrupt if the controller enters the "bus off" condition, or if the error counters reach a limit. **CAN\_INT\_STATUS** will generate an interrupt under quite a few status conditions and may provide more interrupts than the application needs to handle. When an interrupt occurs, use ROM\_CANIntStatus() to determine the cause.

#### **Returns:**

None.

# 6.2.1.11 ROM\_CANIntStatus

Returns the current CAN controller interrupt status.

#### Prototype:

```
unsigned long
ROM_CANIntStatus(unsigned long ulBase,
tCANIntStsReg eIntStsReg)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_CANTABLE is an array of pointers located at ROM\_APITABLE[18]. ROM\_CANIntStatus is a function pointer located at ROM\_CANTABLE[12].

#### Parameters:

*ulBase* is the base address of the CAN controller. *eIntStsReg* indicates which interrupt status register to read

#### **Description:**

Returns the value of one of two interrupt status registers. The interrupt status register read is determined by the *eIntStsReg* parameter, which can have one of the following values:

- CAN\_INT\_STS\_CAUSE indicates the cause of the interrupt
- CAN\_INT\_STS\_OBJECT indicates pending interrupts of all message objects

**CAN\_INT\_STS\_CAUSE** returns the value of the controller interrupt register and indicates the cause of the interrupt. It will be a value of **CAN\_INT\_INTID\_STATUS** if the cause is a status interrupt. In this case, the status register should be read with the ROM\_CANStatusGet() function. Calling this function to read the status will also clear the status interrupt. If the value of the interrupt register is in the range 1-32, then this indicates the number of the highest priority message object that has an interrupt pending. The message object interrupt can be cleared by using the ROM\_CANIntClear() function, or by reading the message using ROM\_CANMessageGet() in the case of a received message. The interrupt handler can read the interrupt status again to make sure all pending interrupts are cleared before returning from the interrupt.

**CAN\_INT\_STS\_OBJECT** returns a bit mask indicating which message objects have pending interrupts. This can be used to discover all of the pending interrupts at once, as opposed to repeatedly reading the interrupt register by using **CAN\_INT\_STS\_CAUSE**.

#### **Returns:**

Returns the value of one of the interrupt status registers.

# 6.2.1.12 ROM\_CANMessageClear

Clears a message object so that it is no longer used.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_CANTABLE is an array of pointers located at ROM\_APITABLE[18]. ROM\_CANMessageClear is a function pointer located at ROM\_CANTABLE[9].

#### Parameters:

*ulBase* is the base address of the CAN controller. *ulObjID* is the message object number to disable (1-32).

#### **Description:**

This function frees the specified message object from use. Once a message object has been "cleared," it will no longer automatically send or receive messages, or generate interrupts.

#### **Returns:**

None.

# 6.2.1.13 ROM\_CANMessageGet

Reads a CAN message from one of the message object buffers.

#### **Prototype:**

```
void
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_CANTABLE is an array of pointers located at ROM\_APITABLE[18]. ROM\_CANMessageGet is a function pointer located at ROM\_CANTABLE[7].

#### Parameters:

*ulBase* is the base address of the CAN controller. *ulObjID* is the object number to read (1-32).

*pMsgObject* points to a structure containing message object fields.

bCIrPendingInt indicates whether an associated interrupt should be cleared.

#### **Description:**

This function is used to read the contents of one of the 32 message objects in the CAN controller, and return it to the caller. The data returned is stored in the fields of the caller-supplied structure pointed to by *pMsgObject*. The data consists of all of the parts of a CAN message, plus some control and status information.

Normally this is used to read a message object that has received and stored a CAN message with a certain identifier. However, this could also be used to read the contents of a message object in order to load the fields of the structure in case only part of the structure needs to be changed from a previous setting.

When using CANMessageGet, all of the same fields of the structure are populated in the same way as when the ROM\_CANMessageSet() function is used, with the following exceptions:

pMsgObject->ulFlags:

- MSG\_OBJ\_NEW\_DATA indicates if this is new data since the last time it was read
- MSG\_OBJ\_DATA\_LOST indicates that at least one message was received on this message object, and not read by the host before being overwritten.

#### Returns:

None.

# 6.2.1.14 ROM\_CANMessageSet

Configures a message object in the CAN controller.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_CANTABLE is an array of pointers located at ROM\_APITABLE[18]. ROM\_CANMessageSet is a function pointer located at ROM\_CANTABLE[6].

#### Parameters:

ulBase is the base address of the CAN controller.

*ulObjID* is the object number to configure (1-32).

*pMsgObject* is a pointer to a structure containing message object settings.

eMsgType indicates the type of message for this object.

#### **Description:**

This function is used to configure any one of the 32 message objects in the CAN controller. A message object can be configured as any type of CAN message object as well as several options for automatic transmission and reception. This call also allows the message object to be configured to generate interrupts on completion of message receipt or transmission. The message object can also be configured with a filter/mask so that actions are only taken when a message that meets certain parameters is seen on the CAN bus.

The *eMsgType* parameter must be one of the following values:

- MSG\_OBJ\_TYPE\_TX CAN transmit message object.
- MSG\_OBJ\_TYPE\_TX\_REMOTE CAN transmit remote request message object.
- MSG\_OBJ\_TYPE\_RX CAN receive message object.
- MSG\_OBJ\_TYPE\_RX\_REMOTE CAN receive remote request message object.
- MSG\_OBJ\_TYPE\_RXTX\_REMOTE CAN remote frame receive remote, then transmit message object.

The message object pointed to by *pMsgObject* must be populated by the caller, as follows:

- *ulMsgID* contains the message ID, either 11 or 29 bits.
- *ulMsgIDMask* mask of bits from *ulMsgID* that must match if identifier filtering is enabled.
- ulFlags
  - Set **MSG\_OBJ\_TX\_INT\_ENABLE** flag to enable interrupt on transmission.
  - · Set MSG\_OBJ\_RX\_INT\_ENABLE flag to enable interrupt on receipt.
  - Set MSG\_OBJ\_USE\_ID\_FILTER flag to enable filtering based on the identifier mask specified by ulMsgIDMask.
- ulMsgLen the number of bytes in the message data. This should be non-zero even for a remote frame; it should match the expected bytes of the data responding data frame.
- pucMsgData points to a buffer containing up to 8 bytes of data for a data frame.

**Example:** To send a data frame or remote frame(in response to a remote request), take the following steps:

- 1. Set *eMsgType* to **MSG\_OBJ\_TYPE\_TX**.
- 2. Set *pMsgObject->ulMsgID* to the message ID.
- 3. Set *pMsgObject->ulFlags*. Make sure to set **MSG\_OBJ\_TX\_INT\_ENABLE** to allow an interrupt to be generated when the message is sent.
- 4. Set *pMsgObject->ulMsgLen* to the number of bytes in the data frame.
- 5. Set *pMsgObject->pucMsgData* to point to an array containing the bytes to send in the message.
- 6. Call this function with *ulObjID* set to one of the 32 object buffers.

**Example:** To receive a specific data frame, take the following steps:

- 1. Set *eMsgObjType* to **MSG\_OBJ\_TYPE\_RX**.
- Set pMsgObject->ulMsgID to the full message ID, or a partial mask to use partial ID matching.
- 3. Set *pMsgObject->ulMsgIDMask* bits that should be used for masking during comparison.
- 4. Set *pMsgObject->ulFlags* as follows:
  - Set MSG\_OBJ\_RX\_INT\_ENABLE flag to be interrupted when the data frame is received.
  - Set MSG\_OBJ\_USE\_ID\_FILTER flag to enable identifier based filtering.
- 5. Set *pMsgObject->ulMsgLen* to the number of bytes in the expected data frame.
- 6. The buffer pointed to by *pMsgObject->pucMsgData* is not used by this call as no data is present at the time of the call.
- 7. Call this function with ulObjID set to one of the 32 object buffers.

If you specify a message object buffer that already contains a message definition, it will be overwritten.

#### **Returns:**

None.

# 6.2.1.15 ROM\_CANRetryGet

Returns the current setting for automatic retransmission.

#### Prototype:

tBoolean ROM\_CANRetryGet(unsigned long ulBase)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_CANTABLE is an array of pointers located at ROM\_APITABLE[18]. ROM\_CANRetryGet is a function pointer located at ROM\_CANTABLE[13].

#### Parameters:

ulBase is the base address of the CAN controller.

#### **Description:**

Reads the current setting for the automatic retransmission in the CAN controller and returns it to the caller.

#### Returns:

Returns true if automatic retransmission is enabled, false otherwise.

# 6.2.1.16 ROM\_CANRetrySet

Sets the CAN controller automatic retransmission behavior.

#### Prototype:

### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_CANTABLE is an array of pointers located at ROM\_APITABLE[18]. ROM\_CANRetrySet is a function pointer located at ROM\_CANTABLE[14].

#### Parameters:

*ulBase* is the base address of the CAN controller. *bAutoRetry* enables automatic retransmission.

#### **Description:**

Enables or disables automatic retransmission of messages with detected errors. If *bAutoRetry* is **true**, then automatic retransmission is enabled, otherwise it is disabled.

#### **Returns:**

None.

# 6.2.1.17 ROM\_CANStatusGet

Reads one of the controller status registers.

#### Prototype:

```
unsigned long
ROM_CANStatusGet(unsigned long ulBase,
tCANStsReg eStatusReg)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_CANTABLE is an array of pointers located at ROM\_APITABLE[18]. ROM\_CANStatusGet is a function pointer located at ROM\_CANTABLE[8].

#### Parameters:

*ulBase* is the base address of the CAN controller. *eStatusReg* is the status register to read.

#### **Description:**

Reads a status register of the CAN controller and returns it to the caller. The different status registers are:

- CAN\_STS\_CONTROL the main controller status
- CAN\_STS\_TXREQUEST bit mask of objects pending transmission
- CAN\_STS\_NEWDAT bit mask of objects with new data
- CAN\_STS\_MSGVAL bit mask of objects with valid configuration

When reading the main controller status register, a pending status interrupt will be cleared. This should be used in the interrupt handler for the CAN controller if the cause is a status interrupt. The controller status register fields are as follows:

- CAN\_STATUS\_BUS\_OFF controller is in bus-off condition
- CAN\_STATUS\_EWARN an error counter has reached a limit of at least 96
- CAN\_STATUS\_EPASS CAN controller is in the error passive state
- CAN\_STATUS\_RXOK a message was received successfully (independent of any message filtering).

- CAN\_STATUS\_TXOK a message was successfully transmitted
- CAN\_STATUS\_LEC\_MSK mask of last error code bits (3 bits)
- CAN\_STATUS\_LEC\_NONE no error
- CAN\_STATUS\_LEC\_STUFF stuffing error detected
- CAN\_STATUS\_LEC\_FORM a format error occurred in the fixed format part of a message
- CAN\_STATUS\_LEC\_ACK a transmitted message was not acknowledged
- CAN\_STATUS\_LEC\_BIT1 dominant level detected when trying to send in recessive mode
- CAN\_STATUS\_LEC\_BIT0 recessive level detected when trying to send in dominant mode
- CAN\_STATUS\_LEC\_CRC CRC error in received message

The remaining status registers are 32-bit bit maps to the message objects. They can be used to quickly obtain information about the status of all the message objects without needing to query each one. They contain the following information:

- CAN\_STS\_TXREQUEST if a message object's TxRequest bit is set, that means that a transmission is pending on that object. The application can use this to determine which objects are still waiting to send a message.
- CAN\_STS\_NEWDAT if a message object's NewDat bit is set, that means that a new message has been received in that object, and has not yet been picked up by the host application
- CAN\_STS\_MSGVAL if a message object's MsgVal bit is set, that means it has a valid configuration programmed. The host application can use this to determine which message objects are empty/unused.

#### **Returns:**

Returns the value of the status register.

# 7 CRC-16

itroduction	55
unctions	55

# 7.1 Introduction

CRC (Cyclic Redundancy Check) is a technique to validate a span of data has the same contents as when previously checked. This technique can be used to validate correct receipt of messages (nothing lost or modified in transit), to validate data after decompression, to validate that Flash memory contents have not been changed, and for other cases where the data needs to be validated. A CRC is preferred over a simple checksum (for example, XOR all bits) because it catches changes more readily.

There are a two CRC calculation routines available. Both implement the standard CRC-16 (also known as CRC-16-IBM) polynomial:

$$x^{16} + x^{15} + x^2 + 1$$

The first function, ROM\_Crc16Array(), performs a CRC-16 calculation across all the bytes in the input data array. The other function, ROM\_Crc16Array3(), performs three separate CRC-16 calculations; one across all bytes in the input data array, one across the even bytes, and one across the odd bytes.

The ability of a CRC to detect errors decreases as the size of the data array increases. The triple CRC-16 function tries to slow this decrease in error detection rate since it is more difficult for a data error (or errors) to result in all three CRC-16 calculations being correct.

# 7.2 Functions

**Functions** 

- unsigned short ROM\_Crc16Array (unsigned long ulWordLen, unsigned long \*pulData)
- void ROM\_Crc16Array3 (unsigned long ulWordLen, unsigned long \*pulData, unsigned short \*pusCrc3)

# 7.2.1 Function Documentation

# 7.2.1.1 ROM\_Crc16Array

Calculates the CRC-16 of an array of words.

#### Prototype:

```
unsigned short
ROM_Crc16Array(unsigned long ulWordLen,
unsigned long *pulData)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SOFTWARETABLE is an array of pointers located at ROM\_APITABLE[21]. ROM\_Crc16Array is a function pointer located at ROM\_SOFTWARETABLE[1].

#### Parameters:

*ulWordLen* is the length of the array in words. *pulData* is a pointer to the array of words.

#### **Description:**

This function is used to calculate a standard CRC-16 cyclical redundancy check on the data passed to it. The length of the data only matters in terms of the "strength" of the CRC (likelihood of catching errors). The longer the data, the more likely it will not catch some errors.

#### **Returns:**

Returns the calculated CRC-16.

# 7.2.1.2 ROM\_Crc16Array3

Calculates three CRC-16s of an array of words.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SOFTWARETABLE is an array of pointers located at ROM\_APITABLE[21]. ROM\_Crc16Array3 is a function pointer located at ROM\_SOFTWARETABLE[2].

#### **Parameters:**

*ulWordLen* is the length of the array in words.

*pulData* is a pointer to the array of words.

pusCrc3 is a pointer to an array into which the three CRC values are to be placed.

#### **Description:**

This function is used to calculate three CRC-16s from the same array. This computes the CRC-16 on all of the bytes (same as ROM\_Crc16Array()), on the even bytes, and on the odd bytes. This calculation of three CRC-16s increases the chance of detecting errors because it is much harder for a set of errors to end up being correct for all three CRC-16s.

#### **Returns:**

None

# 8 Ethernet Controller

ntroduction	 	 	 	 	 	57
Functions	 	 	 	 	 	58

# 8.1 Introduction

The Stellaris Ethernet controller consists of a fully integrated media access controller (MAC) and a network physical (PHY) interface device. The Ethernet controller conforms to IEEE 802.3 specifications and fully supports 10BASE-T and 100BASE-TX standards.

The Ethernet API provides the set of functions required to implement an interrupt-driven Ethernet driver for this Ethernet controller. Functions are provided to configure and control the MAC, to access the register set on the PHY, to transmit and receive Ethernet packets, and to configure and control the interrupts that are available.

For any application, the ROM\_EthernetInitExpClk() function must be called first to prepare the Ethernet controller for operation. This function will configure the Ethernet controller options that are based on system parameters, such as the system clock speed.

Once initialized, access to the PHY is available via the ROM\_EthernetPHYRead() and ROM\_EthernetPHYWrite() functions. By default, the PHY will auto-negotiate the line speed and duplex modes. For most applications, this will be sufficient. If a special configuration is required, the PHY read and write functions can be used to reconfigure the PHY to the desired mode of operation.

The MAC must also be configured using the ROM\_EthernetConfigSet() function. The parameters for this function will allow the configuration of options such as Promiscuous Mode, Multicast Reception, Transmit Data Length Padding, and so on. The ROM\_EthernetConfigGet() function can be used to query the current configuration of the Ethernet MAC.

The MAC address, used for incoming packet filtering, must also be programmed using the ROM\_EthernetMACAddrSet() function. The current value can be queried using the ROM\_EthernetMACAddrGet() function.

When configuration has been completed, the Ethernet controller can be enabled using the ROM\_EthernetEnable() function. When getting ready to terminate operations on the Ethernet controller, the ROM\_EthernetDisable() function may be called.

After the Ethernet controller has been enabled, Ethernet frames can be transmitted and received using the ROM\_EthernetPacketPut() and ROM\_EthernetPacketGet() functions. Care must be taken when using these functions, as they are blocking functions, and will not return until data is available (for RX) or buffer space is available (for TX). The ROM\_EthernetSpaceAvail() and ROM\_EthernetPacketAvail() functions can be called to determine if there is room for a TX packet or if there is an RX packet available prior to calling these blocking functions. Alternatively, the ROM\_EthernetPacketGetNonBlocking() and ROM\_EthernetPacketPutNonBlocking() functions will return immediately if a packet cannot be processed. Otherwise, the packet will be processed normally.

When developing a mapping layer for a TCP/IP stack, you may wish to use the interrupt capability of the Ethernet controller. The ROM\_EthernetIntEnable() and ROM\_EthernetIntDisable() functions are used to manipulate the individual interrupt sources available in the Ethernet controller (for exam-

ple, RX Error, TX Complete). The ROM\_EthernetIntStatus() and ROM\_EthernetIntClear() functions would be used to query the active interrupts to determine which process to service, and to clear the indicated interrupts prior to returning from the registered ISR.

# 8.2 Functions

# Functions

- unsigned long ROM\_EthernetConfigGet (unsigned long ulBase)
- void ROM\_EthernetConfigSet (unsigned long ulBase, unsigned long ulConfig)
- void ROM\_EthernetDisable (unsigned long ulBase)
- void ROM\_EthernetEnable (unsigned long ulBase)
- void ROM\_EthernetInitExpClk (unsigned long ulBase, unsigned long ulEthClk)
- void ROM\_EthernetIntClear (unsigned long ulBase, unsigned long ulIntFlags)
- void ROM\_EthernetIntDisable (unsigned long ulBase, unsigned long ulIntFlags)
- void ROM\_EthernetIntEnable (unsigned long ulBase, unsigned long ulIntFlags)
- unsigned long ROM\_EthernetIntStatus (unsigned long ulBase, tBoolean bMasked)
- void ROM\_EthernetMACAddrGet (unsigned long ulBase, unsigned char \*pucMACAddr)
- void ROM\_EthernetMACAddrSet (unsigned long ulBase, unsigned char \*pucMACAddr)
- tBoolean ROM\_EthernetPacketAvail (unsigned long ulBase)
- long ROM\_EthernetPacketGet (unsigned long ulBase, unsigned char \*pucBuf, long lBufLen)
- Iong ROM\_EthernetPacketGetNonBlocking (unsigned long ulBase, unsigned char \*pucBuf, long lBufLen)
- Iong ROM\_EthernetPacketPut (unsigned long ulBase, unsigned char \*pucBuf, long lBufLen)
- Iong ROM\_EthernetPacketPutNonBlocking (unsigned long ulBase, unsigned char \*pucBuf, long lBufLen)
- void ROM\_EthernetPHYPowerOff (unsigned long ulBase)
- void ROM\_EthernetPHYPowerOn (unsigned long ulBase)
- unsigned long ROM\_EthernetPHYRead (unsigned long ulBase, unsigned char ucRegAddr)
- void ROM\_EthernetPHYWrite (unsigned long ulBase, unsigned char ucRegAddr, unsigned long ulData)
- tBoolean ROM\_EthernetSpaceAvail (unsigned long ulBase)
- void ROM\_UpdateEthernet (void)

# 8.2.1 Function Documentation

# 8.2.1.1 ROM\_EthernetConfigGet

Gets the current configuration of the Ethernet controller.

#### Prototype:

```
unsigned long
ROM_EthernetConfigGet(unsigned long ulBase)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_ETHERNETTABLE is an array of pointers located at ROM\_APITABLE[15]. ROM\_EthernetConfigGet is a function pointer located at ROM\_ETHERNETTABLE[3].

#### Parameters:

ulBase is the base address of the controller.

#### **Description:**

This function will query the control registers of the Ethernet controller and return a bit-mapped configuration value.

#### See also:

The description of the ROM\_EthernetConfigSet() function provides detailed information for the bit-mapped configuration values that will be returned.

#### **Returns:**

Returns the bit-mapped Ethernet controller configuration value.

# 8.2.1.2 ROM\_EthernetConfigSet

Sets the configuration of the Ethernet controller.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_ETHERNETTABLE is an array of pointers located at ROM\_APITABLE[15]. ROM\_EthernetConfigSet is a function pointer located at ROM\_ETHERNETTABLE[2].

#### Parameters:

**ulBase** is the base address of the controller. **ulConfig** is the configuration for the controller.

#### **Description:**

After the ROM\_EthernetInitExpClk() function has been called, this API function can be used to configure the various features of the Ethernet controller.

The Ethernet controller provides three control registers that are used to configure the controller's operation. The transmit control register provides settings to enable full duplex operation, to auto-generate the frame check sequence, and to pad the transmit packets to the minimum length as required by the IEEE standard. The receive control register provides settings to enable reception of packets with bad frame check sequence values and to enable multi-cast or promiscuous modes.

The *ulConfig* parameter is the logical OR of the following values:

- ETH\_CFG\_RX\_BADCRCDIS Disable reception of packets with a bad CRC
- ETH\_CFG\_RX\_PRMSEN Enable promiscuous mode reception (all packets)
- ETH\_CFG\_RX\_AMULEN Enable reception of multicast packets

- ETH\_CFG\_TX\_DPLXEN Enable full duplex transmit mode
- ETH\_CFG\_TX\_CRCEN Enable transmit with auto CRC generation
- ETH\_CFG\_TX\_PADEN Enable padding of transmit data to minimum size

These bit-mapped values are programmed into the transmit, receive, and/or timestamp control register.

#### **Returns:**

None.

### 8.2.1.3 ROM\_EthernetDisable

Disables the Ethernet controller.

#### Prototype:

```
void
ROM_EthernetDisable(unsigned long ulBase)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_ETHERNETTABLE is an array of pointers located at ROM\_APITABLE[15]. ROM\_EthernetDisable is a function pointer located at ROM\_ETHERNETTABLE[7].

#### **Parameters:**

ulBase is the base address of the controller.

#### **Description:**

When terminating operations on the Ethernet interface, this function should be called. This function will disable the transmitter and receiver, and will clear out the receive FIFO.

#### **Returns:**

None.

## 8.2.1.4 ROM\_EthernetEnable

Enables the Ethernet controller for normal operation.

#### Prototype:

```
void
ROM_EthernetEnable(unsigned long ulBase)
```

#### **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.
ROM_ETHERNETTABLE is an array of pointers located at ROM_APITABLE[15].
ROM_EthernetEnable is a function pointer located at ROM_ETHERNETTABLE[6].
```

#### Parameters:

ulBase is the base address of the controller.

#### **Description:**

Once the Ethernet controller has been configured using the ROM\_EthernetConfigSet() function and the MAC address has been programmed using the ROM\_EthernetMACAddrSet() function, this API function can be called to enable the controller for normal operation.

This function will enable the controller's transmitter and receiver, and will reset the receive FIFO.

#### Returns:

None.

# 8.2.1.5 ROM\_EthernetInitExpClk

Initializes the Ethernet controller for operation.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_ETHERNETTABLE is an array of pointers located at ROM\_APITABLE[15]. ROM\_EthernetInitExpClk is a function pointer located at ROM\_ETHERNETTABLE[1].

#### Parameters:

*ulBase* is the base address of the controller.

ulEthClk is the rate of the clock supplied to the Ethernet module.

#### **Description:**

This function will prepare the Ethernet controller for first time use in a given hardware/software configuration. This function should be called before any other Ethernet API functions are called.

The peripheral clock will be the same as the processor clock. This will be the value returned by ROM\_SysCtlClockGet(), or it can be explicitly hard-coded if it is constant and known (to save the code/execution overhead of a call to ROM\_SysCtlClockGet()).

#### Note:

If the device configuration is changed (for example, the system clock is reprogrammed to a different speed), then the Ethernet controller must be disabled by calling the ROM\_EthernetDisable() function and the controller must be reinitialized by calling the ROM\_EthernetInitExpClk() function again. After the controller has been reinitialized, the controller should be reconfigured using the appropriate Ethernet API calls.

### Returns:

None.

## 8.2.1.6 ROM\_EthernetIntClear

Clears Ethernet interrupt sources.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_ETHERNETTABLE is an array of pointers located at ROM\_APITABLE[15]. ROM\_EthernetIntClear is a function pointer located at ROM\_ETHERNETTABLE[0].

#### Parameters:

ulBase is the base address of the controller.

ullntFlags is a bit mask of the interrupt sources to be cleared.

#### **Description:**

The specified Ethernet interrupt sources are cleared so that they no longer assert. This must be done in the interrupt handler to keep it from being called again immediately upon exit.

The *ullntFlags* parameter has the same definition as the *ullntFlags* parameter to ROM\_EthernetIntEnable().

#### Note:

Because there is a write buffer in the Cortex-M3 processor, it may take several clock cycles before the interrupt source is actually cleared. Therefore, it is recommended that the interrupt source be cleared early in the interrupt handler (as opposed to the very last action) to avoid returning from the interrupt handler before the interrupt source is actually cleared. Failure to do so may result in the interrupt handler being immediately reentered (because the interrupt controller still sees the interrupt source asserted).

#### **Returns:**

None.

# 8.2.1.7 ROM\_EthernetIntDisable

Disables individual Ethernet interrupt sources.

#### Prototype:

### ROM Location:

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_ETHERNETTABLE is an array of pointers located at ROM\_APITABLE[15]. ROM\_EthernetIntDisable is a function pointer located at ROM\_ETHERNETTABLE[15].

#### Parameters:

*ulBase* is the base address of the controller. *ulIntFlags* is the bit mask of the interrupt sources to be disabled.

#### **Description:**

Disables the indicated Ethernet interrupt sources. Only the sources that are enabled can be reflected to the processor interrupt; disabled sources have no effect on the processor.

The *ullntFlags* parameter has the same definition as the *ullntFlags* parameter to ROM\_EthernetIntEnable().

Returns:

None.

## 8.2.1.8 ROM\_EthernetIntEnable

Enables individual Ethernet interrupt sources.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_ETHERNETTABLE is an array of pointers located at ROM\_APITABLE[15]. ROM\_EthernetIntEnable is a function pointer located at ROM\_ETHERNETTABLE[14].

#### Parameters:

*ulBase* is the base address of the controller. *ulIntFlags* is the bit mask of the interrupt sources to be enabled.

#### **Description:**

Enables the indicated Ethernet interrupt sources. Only the sources that are enabled can be reflected to the processor interrupt; disabled sources have no effect on the processor.

The *ullntFlags* parameter is the logical OR of any of the following:

- ETH\_INT\_PHY An interrupt from the PHY has occurred. The integrated PHY supports a number of interrupt conditions. The PHY register, PHY\_MR17, must be read to determine which PHY interrupt has occurred. This register can be read using the ROM\_EthernetPHYRead() API function.
- ETH\_INT\_MDIO This interrupt indicates that a transaction on the management interface has completed successfully.
- ETH\_INT\_RXER This interrupt indicates that an error has occurred during reception of a frame. This error can indicate a length mismatch, a CRC failure, or an error indication from the PHY.
- ETH\_INT\_RXOF This interrupt indicates that a frame has been received that exceeds the available space in the RX FIFO.
- ETH\_INT\_TX This interrupt indicates that the packet stored in the TX FIFO has been successfully transmitted.
- ETH\_INT\_TXER This interrupt indicates that an error has occurred during the transmission of a packet. This error can be either a retry failure during the back-off process, or an invalid length stored in the TX FIFO.
- ETH\_INT\_RX This interrupt indicates that one (or more) packets are available in the RX FIFO for processing.

#### **Returns:**

None.

# 8.2.1.9 ROM\_EthernetIntStatus

Gets the current Ethernet interrupt status.

#### Prototype:

```
unsigned long
ROM_EthernetIntStatus(unsigned long ulBase,
tBoolean bMasked)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_ETHERNETTABLE is an array of pointers located at ROM\_APITABLE[15]. ROM\_EthernetIntStatus is a function pointer located at ROM\_ETHERNETTABLE[16].

#### **Parameters:**

ulBase is the base address of the controller.

**bMasked** is false if the raw interrupt status is required and true if the masked interrupt status is required.

#### **Description:**

This returns the interrupt status for the Ethernet controller. Either the raw interrupt status or the status of interrupts that are allowed to reflect to the processor can be returned.

#### **Returns:**

Returns the current interrupt status, enumerated as a bit field of values described in ROM\_EthernetIntEnable().

## 8.2.1.10 ROM\_EthernetMACAddrGet

Gets the MAC address of the Ethernet controller.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_ETHERNETTABLE is an array of pointers located at ROM\_APITABLE[15]. ROM\_EthernetMACAddrGet is a function pointer located at ROM\_ETHERNETTABLE[5].

#### Parameters:

ulBase is the base address of the controller.

*pucMACAddr* is the pointer to the location in which to store the array of MAC-48 address octets.

#### **Description:**

This function will read the currently programmed MAC address into the *pucMACAddr* buffer.

#### See also:

Refer to ROM\_EthernetMACAddrSet() API description for more details about the MAC address format.

Returns:

None.

# 8.2.1.11 ROM\_EthernetMACAddrSet

Sets the MAC address of the Ethernet controller.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_ETHERNETTABLE is an array of pointers located at ROM\_APITABLE[15]. ROM\_EthernetMACAddrSet is a function pointer located at ROM\_ETHERNETTABLE[4].

#### Parameters:

ulBase is the base address of the controller.

*pucMACAddr* is the pointer to the array of MAC-48 address octets.

#### **Description:**

This function will program the IEEE-defined MAC-48 address specified in *pucMACAddr* into the Ethernet controller. This address is used by the Ethernet controller for hardware-level filtering of incoming Ethernet packets (when promiscuous mode is not enabled).

The MAC-48 address is defined as 6 octets, illustrated by the following example address. The numbers are shown in hexadecimal format.

#### AC-DE-48-00-00-80

In this representation, the first three octets (AC-DE-48) are the Organizationally Unique Identifier (OUI). This is a number assigned by the IEEE to an organization that requests a block of MAC addresses. The last three octets (00-00-80) are a 24-bit number managed by the OUI owner to uniquely identify a piece of hardware within that organization that is to be connected to the Ethernet.

In this representation, the octets are transmitted from left to right, with the "AC" octet being transmitted first and the "80" octet being transmitted last. Within an octet, the bits are transmitted LSB to MSB. For this address, the first bit to be transmitted would be "0", the LSB of "AC", and the last bit to be transmitted would be "1", the MSB of "80".

#### **Returns:**

None.

## 8.2.1.12 ROM\_EthernetPacketAvail

Check for packet available from the Ethernet controller.

#### Prototype:

```
tBoolean
ROM_EthernetPacketAvail(unsigned long ulBase)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_ETHERNETTABLE is an array of pointers located at ROM\_APITABLE[15]. ROM\_EthernetPacketAvail is a function pointer located at ROM\_ETHERNETTABLE[8].

#### Parameters:

ulBase is the base address of the controller.

#### **Description:**

The Ethernet controller provides a register that contains the number of packets available in the receive FIFO. When the last bytes of a packet are successfully received (that is, the frame check sequence bytes), the packet count is incremented. Once the packet has been fully read (including the frame check sequence bytes) from the FIFO, the packet count will be decremented.

#### Returns:

Returns **true** if there are one or more packets available in the receive FIFO, including the current packet being read, and **false** otherwise.

# 8.2.1.13 ROM\_EthernetPacketGet

Waits for a packet from the Ethernet controller.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_ETHERNETTABLE is an array of pointers located at ROM\_APITABLE[15]. ROM\_EthernetPacketGet is a function pointer located at ROM\_ETHERNETTABLE[11].

#### **Parameters:**

*ulBase* is the base address of the controller. *pucBuf* is the pointer to the packet buffer. *IBufLen* is the maximum number of bytes to be read into the buffer.

#### **Description:**

This function reads a packet from the receive FIFO of the controller and places it into *pucBuf*. The function will wait until a packet is available in the FIFO. Then the function will read the entire packet from the receive FIFO. If there are more bytes in the packet than will fit into *pucBuf* (as specified by *IBufLen*), the function will return the negated length of the packet and the buffer will contain *IBufLen* bytes of the packet. Otherwise, the function will return the length of the packet that was read and *pucBuf* will contain the entire packet (excluding the frame check sequence bytes).

#### Note:

This function is blocking and will not return until a packet arrives.

#### **Returns:**

Returns the negated packet length **-n** if the packet is too large for *pucBuf*, and returns the packet length **n** otherwise.

# 8.2.1.14 ROM\_EthernetPacketGetNonBlocking

Receives a packet from the Ethernet controller.

#### Prototype:

#### **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.

ROM_ETHERNETTABLE is an array of pointers located at ROM_APITABLE[15].

ROM_EthernetPacketGetNonBlocking is a function pointer located at

ROM_ETHERNETTABLE[10].
```

#### Parameters:

*ulBase* is the base address of the controller. *pucBuf* is the pointer to the packet buffer. *IBufLen* is the maximum number of bytes to be read into the buffer.

#### **Description:**

This function reads a packet from the receive FIFO of the controller and places it into *pucBuf*. If no packet is available the function will return immediately. Otherwise, the function will read the entire packet from the receive FIFO. If there are more bytes in the packet than will fit into *pucBuf* (as specified by *IBufLen*), the function will return the negated length of the packet and the buffer will contain *IBufLen* bytes of the packet. Otherwise, the function will return the length of the packet that was read and *pucBuf* will contain the entire packet (excluding the frame check sequence bytes).

#### Note:

This function will return immediately if no packet is available.

#### **Returns:**

Returns **0** if no packet is available, the negated packet length -n if the packet is too large for *pucBuf*, and the packet length n otherwise.

# 8.2.1.15 ROM\_EthernetPacketPut

Waits to send a packet from the Ethernet controller.

#### Prototype:

#### **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.
ROM_ETHERNETTABLE is an array of pointers located at ROM_APITABLE[15].
ROM_EthernetPacketPut is a function pointer located at ROM_ETHERNETTABLE[13].
```

### Parameters:

*ulBase* is the base address of the controller.

*pucBuf* is the pointer to the packet buffer.

IBufLen is number of bytes in the packet to be transmitted.

#### Description:

This function writes *IBufLen* bytes of the packet contained in *pucBuf* into the transmit FIFO of the controller and then activates the transmitter for this packet. This function will wait until the transmit FIFO is empty. Once space is available, the function will return once *IBufLen* bytes of the packet have been placed into the FIFO and the transmitter has been started. The function will not wait for the transmission to complete. The function will return the negated *IBufLen* if the length is larger than the space available in the transmit FIFO.

#### Note:

This function blocks and will wait until space is available for the transmit packet before returning.

#### Returns:

Returns the negated packet length **-IBufLen** if the packet is too large for FIFO, and the packet length **IBufLen** otherwise.

# 8.2.1.16 ROM\_EthernetPacketPutNonBlocking

Sends a packet to the Ethernet controller.

#### Prototype:

#### **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.
ROM_ETHERNETTABLE is an array of pointers located at ROM_APITABLE[15].
ROM_EthernetPacketPutNonBlocking is a function pointer located at
ROM_ETHERNETTABLE[12].
```

#### Parameters:

ulBase is the base address of the controller.

pucBuf is the pointer to the packet buffer.

*IBufLen* is number of bytes in the packet to be transmitted.

#### **Description:**

This function writes *IBufLen* bytes of the packet contained in *pucBuf* into the transmit FIFO of the controller and then activates the transmitter for this packet. If no space is available in the FIFO, the function will return immediately. If space is available, the function will return once *IBufLen* bytes of the packet have been placed into the FIFO and the transmitter has been started. The function will not wait for the transmission to complete. The function will return the negated *IBufLen* if the length is larger than the space available in the transmit FIFO.

#### Note:

This function does not block and will return immediately if no space is available for the transmit packet.

#### **Returns:**

Returns **0** if no space is available in the transmit FIFO, the negated packet length **-IBufLen** if the packet is too large for FIFO, and the packet length **IBufLen** otherwise.

# 8.2.1.17 ROM\_EthernetPHYPowerOff

Powers off the Ethernet PHY.

#### Prototype:

```
void
ROM_EthernetPHYPowerOff(unsigned long ulBase)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_ETHERNETTABLE is an array of pointers located at ROM\_APITABLE[15]. ROM\_EthernetPHYPowerOff is a function pointer located at ROM\_ETHERNETTABLE[21].

#### Parameters:

ulBase is the base address of the controller.

#### **Description:**

This function will power off the Ethernet PHY, reducing the current consuption of the device. While in the powered off state, the Ethernet controller will be unable to connect to the Ethernet.

#### **Returns:**

None.

## 8.2.1.18 ROM\_EthernetPHYPowerOn

Powers on the Ethernet PHY.

#### Prototype:

```
void
ROM_EthernetPHYPowerOn(unsigned long ulBase)
```

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_ETHERNETTABLE is an array of pointers located at ROM\_APITABLE[15]. ROM\_EthernetPHYPowerOn is a function pointer located at ROM\_ETHERNETTABLE[22].

#### **Parameters:**

ulBase is the base address of the controller.

#### Description:

This function will power on the Ethernet PHY, enabling it return to normal operation. By default, the PHY is powered on, so this function only needs to be called if ROM\_EthernetPHYPowerOff() has previously been called.

#### **Returns:**

None.

# 8.2.1.19 ROM\_EthernetPHYRead

Reads from a PHY register.

#### Prototype:

```
unsigned long
ROM_EthernetPHYRead(unsigned long ulBase,
unsigned char ucRegAddr)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_ETHERNETTABLE is an array of pointers located at ROM\_APITABLE[15]. ROM\_EthernetPHYRead is a function pointer located at ROM\_ETHERNETTABLE[18].

#### **Parameters:**

*ulBase* is the base address of the controller. *ucRegAddr* is the address of the PHY register to be accessed.

#### **Description:**

This function will return the contents of the PHY register specified by ucRegAddr.

#### **Returns:**

Returns the 16-bit value read from the PHY.

# 8.2.1.20 ROM\_EthernetPHYWrite

Writes to the PHY register.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_ETHERNETTABLE is an array of pointers located at ROM\_APITABLE[15]. ROM\_EthernetPHYWrite is a function pointer located at ROM\_ETHERNETTABLE[17].

#### **Parameters:**

*ulBase* is the base address of the controller. *ucRegAddr* is the address of the PHY register to be accessed. *ulData* is the data to be written to the PHY register.

#### **Description:**

This function will write the *ulData* to the PHY register specified by *ucRegAddr*.

#### **Returns:**

None.

# 8.2.1.21 ROM\_EthernetSpaceAvail

Checks for packet space available in the Ethernet controller.

#### Prototype:

tBoolean ROM\_EthernetSpaceAvail(unsigned long ulBase)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_ETHERNETTABLE is an array of pointers located at ROM\_APITABLE[15]. ROM\_EthernetSpaceAvail is a function pointer located at ROM\_ETHERNETTABLE[9].

#### Parameters:

ulBase is the base address of the controller.

#### **Description:**

The Ethernet controller's transmit FIFO is designed to support a single packet at a time. After the packet has been written into the FIFO, the transmit request bit must be set to enable the transmission of the packet. Only after the packet has been transmitted can a new packet be written into the FIFO. This function will simply check to see if a packet is in progress. If so, there is no space available in the transmit FIFO.

#### **Returns:**

Returns true if a space is available in the transmit FIFO, and false otherwise.

# 8.2.1.22 ROM\_UpdateEthernet

Starts an update over the Ethernet interface.

#### Prototype:

```
void
ROM_UpdateEthernet(void)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_ETHERNETTABLE is an array of pointers located at ROM\_APITABLE[15]. ROM\_UpdateEthernet is a function pointer located at ROM\_ETHERNETTABLE[19].

#### **Description:**

Calling this function commences an update of the firmware via the Ethernet interface. This function assumes that the Ethernet interface has already been configured, had its MAC address programmed, and is currently operational. The BOOTP requests that are generated will have the server name field set to "stellaris".

#### **Returns:**

Never returns.

Ethernet Controller
# 9 External Peripheral Interface (EPI)

# 9.1 Introduction

The EPI API provides functions to use the EPI module available in the Stellaris microcontroller. The EPI module provides a physical interface for external peripherals and memories. The EPI can be configured to support several types of external interfaces and different sized address and data buses.

Some features of the EPI module are:

- configurable interface modes including SDRAM, HostBus, and simple read/write protocols
- configurable address and data sizes
- configurable bus cycle timing
- blocking and non-blocking reads and writes
- FIFO for streaming reads
- interrupt and uDMA support

The function ROM\_EPIModeSet() is used to select the interface mode. The clock divider is set with the ROM\_EPIDividerSet() function which will determine the speed of the external bus. The external device is mapped into the processor memory or peripheral space using the ROM\_EPIAddressMapSet() function.

Once the mode is selected, the interface is configured with one of the configuration functions. If SDRAM mode was chosen, the function ROM\_EPIConfigSDRAMSet() is used to configure the SDRAM interface. If Host-bus 8 mode was chosen, the function ROM\_EPIConfigHB8Set() is used to configure the Host-bus 8 interface. If Host-bus 16 mode was chosen, the function ROM\_EPIConfigHB16Set() is used to configure the Host-bus 16 interface. If general-purpose mode was chosen, then the function ROM\_EPIConfigGPModeSet() is used to configure the general-purpose interface.

After the mode has been selected and configured, then the device can be accessed by reading and writing to the memory or peripheral address space that was programmed with ROM\_EPIAddressMapSet().

There are more sophisticated ways to use the read/write interface. When an application is writing to the mapped memory or peripheral space, the writes will stall the processor until the write to the external interface is completed. However, the EPI contains an internal transaction FIFO and can buffer up to 4 pending writes without stalling the processor. Prior to writing, the application can test to see if the EPI can take more write operations without stalling the processor by using the function ROM\_EPIWriteFIFOCountGet() which will return the number of non-blocking writes that can be made.

For efficient reads from the external device, the EPI contains a programmable read FIFO. This can be used to set a starting address and a count, and the FIFO will perform sequential reads from the device and store the values in the FIFO. The application can then periodically drain the FIFO either by polling, or by interrupts, or by using the uDMA controller. A

non-blocking read is configured by using the function ROM\_EPINonBlockingReadConfigure(). The read operation is started with ROM\_EPINonBlockingReadStart() and can be stopped by calling ROM\_EPINonBlockingReadStop(). The function ROM\_EPINonBlockingReadCount() can be used to determine the number of items remaining to be read, while the function ROM\_EPINonBlockingReadAvail() returns the number of items in the FIFO that can be read immediately without stalling. There are 3 functions available for reading data from the FIFO and into a buffer provided by the application. These functions are ROM\_EPINonBlockingReadGet32(), ROM\_EPINonBlockingReadGet16(), ROM\_EPINonBlockingReadGet3(), to read the data from the FIFO as 32-bit, 16-bit, or 8-bit data items.

The read FIFO and write transaction FIFO can be configured with the function ROM\_EPIFIFOConfig(). This function is used to set the FIFO trigger levels, and to enable error interrupts to be generated when a read or write is stalled.

Interrupts are enabled or disabled with the functions ROM\_EPIIntEnable() and ROM\_EPIIntDisable(). The interrupt status can be read by calling ROM\_EPIIntStatus(). If there is an error interrupt pending, the cause of the error can be determined with the function ROM\_EPIIntErrorStatus(). The error can then be cleared with ROM\_EPIIntErrorClear().

# 9.2 Functions

# **Functions**

- void ROM\_EPIAddressMapSet (unsigned long ulBase, unsigned long ulMap)
- void ROM\_EPIConfigGPModeSet (unsigned long ulBase, unsigned long ulConfig, unsigned long ulFrameCount, unsigned long ulMaxWait)
- void ROM\_EPIConfigHB16Set (unsigned long ulBase, unsigned long ulConfig, unsigned long ulMaxWait)
- void ROM\_EPIConfigHB8Set (unsigned long ulBase, unsigned long ulConfig, unsigned long ulMaxWait)
- void ROM\_EPIConfigSDRAMSet (unsigned long ulBase, unsigned long ulConfig, unsigned long ulRefresh)
- void ROM\_EPIDividerSet (unsigned long ulBase, unsigned long ulDivider)
- void ROM\_EPIFIFOConfig (unsigned long ulBase, unsigned long ulConfig)
- void ROM\_EPIIntDisable (unsigned long ulBase, unsigned long ulIntFlags)
- void ROM\_EPIIntEnable (unsigned long ulBase, unsigned long ulIntFlags)
- void ROM\_EPIIntErrorClear (unsigned long ulBase, unsigned long ulErrFlags)
- unsigned long ROM\_EPIIntErrorStatus (unsigned long ulBase)
- unsigned long ROM\_EPIIntStatus (unsigned long ulBase, tBoolean bMasked)
- void ROM\_EPIModeSet (unsigned long ulBase, unsigned long ulMode)
- unsigned long ROM\_EPINonBlockingReadAvail (unsigned long ulBase)
- void ROM\_EPINonBlockingReadConfigure (unsigned long ulBase, unsigned long ulChannel, unsigned long ulDataSize, unsigned long ulAddress)
- unsigned long ROM\_EPINonBlockingReadCount (unsigned long ulBase, unsigned long ulChannel)
- unsigned long ROM\_EPINonBlockingReadGet16 (unsigned long ulBase, unsigned long ul-Count, unsigned short \*pusBuf)
- unsigned long ROM\_EPINonBlockingReadGet32 (unsigned long ulBase, unsigned long ul-Count, unsigned long \*pulBuf)

- unsigned long ROM\_EPINonBlockingReadGet8 (unsigned long ulBase, unsigned long ul-Count, unsigned char \*pucBuf)
- void ROM\_EPINonBlockingReadStart (unsigned long ulBase, unsigned long ulChannel, unsigned long ulCount)
- void ROM\_EPINonBlockingReadStop (unsigned long ulBase, unsigned long ulChannel)
- unsigned long ROM\_EPIWriteFIFOCountGet (unsigned long ulBase)

# 9.2.1 Function Documentation

# 9.2.1.1 ROM\_EPIAddressMapSet

Configures the address map for the external interface.

# Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EPITABLE is an array of pointers located at ROM\_APITABLE[23]. ROM\_EPIAddressMapSet is a function pointer located at ROM\_EPITABLE[7].

## Parameters:

ulBase is the EPI module base address.

**ulMap** is the address mapping configuration.

## **Description:**

This function is used to configure the address mapping for the external interface. This determines the base address of the external memory or device within the processor peripheral and/or memory space.

The parameter *ulMap* is the logical OR of the following:

- EPI\_ADDR\_PER\_SIZE\_256B, EPI\_ADDR\_PER\_SIZE\_64KB, EPI\_ADDR\_PER\_SIZE\_16MB, or EPI\_ADDR\_PER\_SIZE\_512MB to choose a peripheral address space of 256 bytes, 64 Kbytes, 16 Mbytes or 512 Mbytes
- EPI\_ADDR\_PER\_BASE\_NONE, EPI\_ADDR\_PER\_BASE\_A, or EPI\_ADDR\_PER\_BASE\_C to choose the base address of the peripheral space as none, 0xA0000000, or 0xC0000000
- EPI\_ADDR\_RAM\_SIZE\_256B, EPI\_ADDR\_RAM\_SIZE\_64KB, EPI\_ADDR\_RAM\_SIZE\_16MB, or EPI\_ADDR\_RAM\_SIZE\_512MB to choose a RAM address space of 256 bytes, 64 Kbytes, 16 Mbytes or 512 Mbytes
- EPI\_ADDR\_RAM\_BASE\_NONE, EPI\_ADDR\_RAM\_BASE\_6, or EPI\_ADDR\_RAM\_BASE\_8 to choose the base address of the RAM space as none, 0x60000000, or 0x80000000

## Returns:

None.

# 9.2.1.2 ROM\_EPIConfigGPModeSet

Configures the interface for general-purpose mode operation.

# Prototype:

# **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.
ROM_EPITABLE is an array of pointers located at ROM_APITABLE[23].
ROM_EPIConfigGPModeSet is a function pointer located at ROM_EPITABLE[4].
```

# Parameters:

ulBase is the EPI module base address.

*ulConfig* is the interface configuration.

ulFrameCount is the frame size in clocks, if the frame signal is used (0-15).

*ulMaxWait* is the maximum number of external clocks to wait when the external clock enable is holding off the transaction (0-255).

# **Description:**

This function is used to configure the interface when used in general-purpose operation as chosen with the function ROM\_EPIModeSet(). The parameter *ulConfig* is the logical OR of any of the following:

- EPI\_GPMODE\_CLKPIN interface clock is output on a pin
- EPI\_GPMODE\_CLKGATE clock is stopped when there is no transaction, otherwise it is free-running
- EPI\_GPMODE\_RDYEN the external peripheral drives an iRDY signal into pin EPI0S27. If absent, the peripheral is assumed to be ready at all times. This flag may only be used with a free-running clock (EPI\_GPMODE\_CLKGATE is absent).
- **EPI\_GPMODE\_FRAMEPIN** framing signal is emitted on a pin
- EPI\_GPMODE\_FRAME50 framing signal is 50/50 duty cycle, otherwise it is a pulse
- EPI\_GPMODE\_READWRITE read and write strobes are emitted on pins
- EPI\_GPMODE\_WRITE2CYCLE a two cycle write is used, otherwise a single-cycle write is used
- EPI\_GPMODE\_READ2CYCLE a two cycle read is used, otherwise a single-cycle read is used
- EPI\_GPMODE\_ASIZE\_NONE, EPI\_GPMODE\_ASIZE\_4, EPI\_GPMODE\_ASIZE\_12, or EPI\_GPMODE\_ASIZE\_20 to choose no address bus, or and address bus size of 4, 12, or 20 bits
- EPI\_GPMODE\_DSIZE\_8, EPI\_GPMODE\_DSIZE\_16, EPI\_GPMODE\_DSIZE\_24, or EPI\_GPMODE\_DSIZE\_32 to select a data bus size of 8, 16, 24, or 32 bits
- EPI\_GPMODE\_WORD\_ACCESS use Word Access mode to route bytes to the correct byte lanes allowing data to be stored in the upper bits of the word when necessary.

The parameter *ulFrameCount* is the number of clocks used to form the framing signal, if the framing signal is used. The behavior depends on whether the frame signal is a pulse or a

50/50 duty cycle. This value is not used if the framing signal is not enabled with the option **EPI\_GPMODE\_FRAMEPIN**.

The parameter *ulMaxWait* is used if the external clock enable is turned on with the **EPI\_GPMODE\_CLKENA** option is used. In the case that external clock enable is used, this parameter determines the maximum number of clocks to wait when the external clock enable signal is holding off a transaction. A value of 0 means to wait forever. If a non-zero value is used and exceeded, an interrupt will occur and the transaction aborted.

## Returns:

None.

# 9.2.1.3 ROM\_EPIConfigHB16Set

Configures the interface for Host-bus 16 operation.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EPITABLE is an array of pointers located at ROM\_APITABLE[23]. ROM\_EPIConfigHB16Set is a function pointer located at ROM\_EPITABLE[6].

## **Parameters:**

ulBase is the EPI module base address.

*ulConfig* is the interface configuration.

**ulMaxWait** is the maximum number of external clocks to wait if a FIFO ready signal is holding off the transaction.

## **Description:**

This function is used to configure the interface when used in Host-bus 16 operation as chosen with the function ROM\_EPIModeSet(). The parameter *ulConfig* is the logical OR of any of the following:

- one of EPI\_HB16\_MODE\_ADMUX, EPI\_HB16\_MODE\_ADDEMUX, EPI\_HB16\_MODE\_SRAM, or EPI\_HB16\_MODE\_FIFO to select the HB16 mode
- EPI\_HB16\_USE\_TXEMPTY enable TXEMPTY signal with FIFO
- EPI\_HB16\_USE\_RXFULL enable RXFULL signal with FIFO
- EPI\_HB16\_WRHIGH use active high write strobe, otherwise it is active low
- **EPI HB16 RDHIGH** use active high read strobe, otherwise it is active low
- one of EPI\_HB16\_WRWAIT\_0, EPI\_HB16\_WRWAIT\_1, EPI\_HB16\_WRWAIT\_2, or EPI\_HB16\_WRWAIT\_3 to select the number of write wait states (default is 0 wait states)
- one of EPI\_HB16\_RDWAIT\_0, EPI\_HB16\_RDWAIT\_1, EPI\_HB16\_RDWAIT\_2, or EPI\_HB16\_RDWAIT\_3 to select the number of read wait states (default is 0 wait states)
- EPI\_HB16\_WORD\_ACCESS use Word Access mode to route bytes to the correct byte lanes allowing data to be stored in bits [31:8]. If absent, all data transfers use bits [7:0].

- EPI\_HB16\_BSEL enables byte selects. In this mode, two EPI signals operate as byte selects allowing 8-bit transfers. If this flag is not specified, data must be read and written using only 16-bit transfers.
- EPI\_HB16\_CSBAUD\_DUAL use different baud rates when accessing devices on each CSn. CS0n uses the baud rate specified by the lower 16 bits of the divider passed to ROM\_EPIDividerSet() and CS1n uses the divider passed in the upper 16 bits. If this option is absent, both chip selects use the baud rate resulting from the divider in the lower 16 bits of the parameter passed to ROM\_EPIDividerSet().
- one of EPI\_HB16\_CSCFG\_CS, EPI\_HB16\_CSCFG\_ALE, EPI\_HB16\_CSCFG\_DUAL\_CS or EPI\_HB16\_CSCFG\_ALE\_DUAL\_CS. EPI\_HB16\_CSCFG\_CS sets EPI30 to operate as a Chip Select (CSn) signal. EPI\_HB16\_CSCFG\_ALE sets EPI30 to operate as an address latch (ALE). EPI\_HB16\_CSCFG\_DUAL\_CS sets EPI30 to operate as CS0n and EPI27 as CS1n with the asserted chip select determined from the most significant address bit for the respective external address map. EPI\_HB16\_CSCFG\_ALE\_DUAL\_CS sets EPI30 as an address latch (ALE), EPI27 as CS0n and EPI26 as CS1n with the asserted chip select determined from the most significant address bit for the respective external address map.

The parameter *ulMaxWait* is used if the FIFO mode is chosen. If a FIFO is used along with RXFULL or TXEMPTY ready signals, then this parameter determines the maximum number of clocks to wait when the transaction is being held off by by the FIFO using one of these ready signals. A value of 0 means to wait forever.

# **Returns:**

None.

# 9.2.1.4 ROM\_EPIConfigHB8Set

Configures the interface for Host-bus 8 operation.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EPITABLE is an array of pointers located at ROM\_APITABLE[23]. ROM\_EPIConfigHB8Set is a function pointer located at ROM\_EPITABLE[5].

# Parameters:

ulBase is the EPI module base address.

*ulConfig* is the interface configuration.

**ulMaxWait** is the maximum number of external clocks to wait if a FIFO ready signal is holding off the transaction.

# **Description:**

This function is used to configure the interface when used in Host-bus 8 operation as chosen with the function ROM\_EPIModeSet(). The parameter *ulConfig* is the logical OR of any of the following:

- one of EPI\_HB8\_MODE\_ADMUX, EPI\_HB8\_MODE\_ADDEMUX, EPI\_HB8\_MODE\_SRAM, or EPI\_HB8\_MODE\_FIFO to select the HB8 mode
- EPI\_HB8\_USE\_TXEMPTY enable TXEMPTY signal with FIFO
- **EPI\_HB8\_USE\_RXFULL** enable RXFULL signal with FIFO
- EPI\_HB8\_WRHIGH use active high write strobe, otherwise it is active low
- EPI\_HB8\_RDHIGH use active high read strobe, otherwise it is active low
- one of EPI\_HB8\_WRWAIT\_0, EPI\_HB8\_WRWAIT\_1, EPI\_HB8\_WRWAIT\_2, or EPI\_HB8\_WRWAIT\_3 to select the number of write wait states (default is 0 wait states)
- one of EPI\_HB8\_RDWAIT\_0, EPI\_HB8\_RDWAIT\_1, EPI\_HB8\_RDWAIT\_2, or EPI\_HB8\_RDWAIT\_3 to select the number of read wait states (default is 0 wait states)
- EPI\_HB8\_WORD\_ACCESS use Word Access mode to route bytes to the correct byte lanes allowing data to be stored in bits [31:8]. If absent, all data transfers use bits [7:0].
- EPI\_HB8\_CSBAUD\_DUAL use different baud rates when accessing devices on each CSn. CSOn uses the baud rate specified by the lower 16 bits of the divider passed to ROM\_EPIDividerSet() and CS1n uses the divider passed in the upper 16 bits. If this option is absent, both chip selects use the baud rate resulting from the divider in the lower 16 bits of the parameter passed to ROM\_EPIDividerSet().
- one of EPI\_HB8\_CSCFG\_CS, EPI\_HB8\_CSCFG\_ALE, EPI\_HB8\_CSCFG\_DUAL\_CS or EPI\_HB8\_CSCFG\_ALE\_DUAL\_CS. EPI\_HB8\_CSCFG\_CS sets EPI30 to operate as a Chip Select (CSn) signal. EPI\_HB8\_CSCFG\_ALE sets EPI30 to operate as an address latch (ALE). EPI\_HB8\_CSCFG\_DUAL\_CS sets EPI30 to operate as CS0n and EPI27 as CS1n with the asserted chip select determined from the most significant address bit for the respective external address map. EPI\_HB8\_CSCFG\_ALE\_DUAL\_CS sets EPI30 as an address latch (ALE), EPI27 as CS0n and EPI26 as CS1n with the asserted chip select determined from the most significant address map.

The parameter *ulMaxWait* is used if the FIFO mode is chosen. If a FIFO is used along with RXFULL or TXEMPTY ready signals, then this parameter determines the maximum number of clocks to wait when the transaction is being held off by by the FIFO using one of these ready signals. A value of 0 means to wait forever.

# **Returns:**

None.

# 9.2.1.5 ROM\_EPIConfigSDRAMSet

Configures the SDRAM mode of operation.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EPITABLE is an array of pointers located at ROM\_APITABLE[23]. ROM\_EPIConfigSDRAMSet is a function pointer located at ROM\_EPITABLE[3].

*ulBase* is the EPI module base address. *ulConfig* is the SDRAM interface configuration. *ulRefresh* is the refresh count in core clocks (0-2047).

# **Description:**

This function is used to configure the SDRAM interface, when the SDRAM mode is chosen with the function ROM\_EPIModeSet(). The parameter *ulConfig* is the logical OR of several sets of choices:

The processor core frequency must be specified with one of the following:

- EPI\_SDRAM\_CORE\_FREQ\_0\_15 core clock is 0 MHz < clk <= 15 MHz
- EPI\_SDRAM\_CORE\_FREQ\_15\_30 core clock is 15 MHz < clk <= 30 MHz
- EPI\_SDRAM\_CORE\_FREQ\_30\_50 core clock is 30 MHz < clk <= 50 MHz
- EPI\_SDRAM\_CORE\_FREQ\_50\_100 core clock is 50 MHz < clk <= 100 MHz

The low power mode is specified with one of the following:

- EPI\_SDRAM\_LOW\_POWER enter low power, self-refresh state
- EPI\_SDRAM\_FULL\_POWER normal operating state

The SDRAM device size is specified with one of the following:

- EPI\_SDRAM\_SIZE\_64MBIT 64 Mbit device (8 MB)
- EPI\_SDRAM\_SIZE\_128MBIT 128 Mbit device (16 MB)
- EPI SDRAM SIZE 256MBIT 256 Mbit device (32 MB)
- EPI\_SDRAM\_SIZE\_512MBIT 512 Mbit device (64 MB)

The parameter *ulRefresh* sets the refresh counter in units of core clock ticks. It is an 11-bit value with a range of 0 - 2047 counts.

# **Returns:**

None.

# 9.2.1.6 ROM\_EPIDividerSet

Sets the clock divider for the EPI module.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EPITABLE is an array of pointers located at ROM\_APITABLE[23]. ROM\_EPIDividerSet is a function pointer located at ROM\_EPITABLE[2].

# Parameters:

*ulBase* is the EPI module base address. *ulDivider* is the value of the clock divider to be applied to the external interface (0-65535).

# **Description:**

This functions sets the clock divider(s) that will be used to determine the clock rate of the external interface. The *ulDivider* value is used to derive the EPI clock rate from the system clock based upon the following formula.

EPIClock = (Divider == 0) ? SysClk : (SysClk / (((Divider / 2) + 1) \* 2))

For example, a divider value of 1 results in an EPI clock rate of half the system clock, value of 2 or 3 yield one quarter of the system clock and a value of 4 results in one sixth of the system clock rate.

In cases where a dual chip select mode is in use and different clock rates are required for each chip select, the *ulDivider* parameter must contain two dividers. The lower 16 bits define the divider to be used with CS0n and the upper 16 bits define the divider for CS1n.

# **Returns:**

None.

# 9.2.1.7 ROM\_EPIFIFOConfig

Configures the read FIFO.

# Prototype:

# **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.
ROM_EPITABLE is an array of pointers located at ROM_APITABLE[23].
ROM_EPIFIFOConfig is a function pointer located at ROM_EPITABLE[16].
```

# Parameters:

*ulBase* is the EPI module base address. *ulConfig* is the FIFO configuration.

# **Description:**

This function configures the FIFO trigger levels and error generation. The parameter *ulConfig* is the logical OR of the following:

- EPI\_FIFO\_CONFIG\_WTFULLERR enables an error interrupt when a write is attempted and the write FIFO is full
- EPI\_FIFO\_CONFIG\_RSTALLERR enables an error interrupt when a read is stalled due to an interleaved write or other reason
- EPI\_FIFO\_CONFIG\_TX\_EMPTY, EPI\_FIFO\_CONFIG\_TX\_1\_4, EPI\_FIFO\_CONFIG\_TX\_1\_2, or EPI\_FIFO\_CONFIG\_TX\_3\_4 to set the TX FIFO trigger level to empty, 1/4, 1/2, or 3/4 level
- EPI\_FIFO\_CONFIG\_RX\_1\_8, EPI\_FIFO\_CONFIG\_RX\_1\_2, EPI\_FIFO\_CONFIG\_RX\_7\_8, or EPI\_FIFO\_CONFIG\_RX\_5\_4, EPI\_FIFO\_CONFIG\_RX\_7\_8, or EPI\_FIFO\_CONFIG\_RX\_FULL to set the RX FIFO trigger level to 1/8, 1/4, 1/2, 3/4, 7/8 or full level

# Returns:

None.

# 9.2.1.8 ROM\_EPIIntDisable

Disables EPI interrupt sources.

## Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EPITABLE is an array of pointers located at ROM\_APITABLE[23]. ROM\_EPIIntDisable is a function pointer located at ROM\_EPITABLE[19].

## Parameters:

*ulBase* is the EPI module base address. *ulIntFlags* is a bit mask of the interrupt sources to be disabled.

## **Description:**

This function disables the specified EPI sources for interrupt generation. The *ullntFlags* parameter can be the logical OR of any of the following values: **EPI\_INT\_RXREQ**, **EPI\_INT\_TXREQ**, or **I2S\_INT\_ERR**.

## **Returns:**

Returns None.

# 9.2.1.9 ROM\_EPIIntEnable

Enables EPI interrupt sources.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EPITABLE is an array of pointers located at ROM\_APITABLE[23]. ROM\_EPIIntEnable is a function pointer located at ROM\_EPITABLE[18].

## Parameters:

*ulBase* is the EPI module base address. *ulIntFlags* is a bit mask of the interrupt sources to be enabled.

## **Description:**

This function enables the specified EPI sources to generate interrupts. The *ullntFlags* parameter can be the logical OR of any of the following values:

- EPI\_INT\_TXREQ transmit FIFO is below the trigger level
- **EPI\_INT\_RXREQ** read FIFO is above the trigger level
- EPI\_INT\_ERR an error condition occurred

## **Returns:**

Returns None.

# 9.2.1.10 ROM\_EPIIntErrorClear

Clears pending EPI error sources.

## Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EPITABLE is an array of pointers located at ROM\_APITABLE[23]. ROM\_EPIIntErrorClear is a function pointer located at ROM\_EPITABLE[21].

# **Parameters:**

*ulBase* is the EPI module base address. *ulErrFlags* is a bit mask of the error sources to be cleared.

## **Description:**

This function clears the specified pending EPI errors. The *ulErrFlags* parameter can be the logical OR of any of the following values: **EPI\_INT\_ERR\_WTFULL**, **EPI\_INT\_ERR\_RSTALL**, or **EPI\_INT\_ERR\_TIMEOUT**.

## **Returns:**

Returns None.

# 9.2.1.11 ROM\_EPIIntErrorStatus

Gets the EPI error interrupt status.

# Prototype:

```
unsigned long
ROM_EPIIntErrorStatus(unsigned long ulBase)
```

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EPITABLE is an array of pointers located at ROM\_APITABLE[23]. ROM\_EPIIntErrorStatus is a function pointer located at ROM\_EPITABLE[20].

# Parameters:

ulBase is the EPI module base address.

## **Description:**

This function returns the error status of the EPI. If the return value of the function ROM\_EPIIntStatus() has the flag **EPI\_INT\_ERR** set, then this function can be used to determine the cause of the error.

This function returns a bit mask of error flags, which can be the logical OR of any of the following:

- EPI\_INT\_ERR\_WTFULL occurs when a write stalled when the transaction FIFO was full
- EPI\_INT\_ERR\_RSTALL occurs when a read stalled

EPI\_INT\_ERR\_TIMEOUT - occurs when the external clock enable held off a transaction longer than the configured maximum wait time

#### **Returns:**

Returns the interrupt error flags as the logical OR of any of the following: EPI\_INT\_ERR\_WTFULL, EPI\_INT\_ERR\_RSTALL, or EPI\_INT\_ERR\_TIMEOUT.

# 9.2.1.12 ROM\_EPIIntStatus

Gets the EPI interrupt status.

#### Prototype:

```
unsigned long
ROM_EPIIntStatus(unsigned long ulBase,
tBoolean bMasked)
```

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EPITABLE is an array of pointers located at ROM\_APITABLE[23]. ROM\_EPIIntStatus is a function pointer located at ROM\_EPITABLE[0].

#### **Parameters:**

ulBase is the EPI module base address.

bMasked is set true to get the masked interrupt status, or false to get the raw interrupt status.

#### **Description:**

This function returns the EPI interrupt status. It can return either the raw or masked interrupt status.

#### **Returns:**

Returns the masked or raw EPI interrupt status, as a bit field of any of the following values: EPI\_INT\_TXREQ, EPI\_INT\_RXREQ, or EPI\_INT\_ERR

# 9.2.1.13 ROM\_EPIModeSet

Sets the usage mode of the EPI module.

## Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EPITABLE is an array of pointers located at ROM\_APITABLE[23]. ROM\_EPIModeSet is a function pointer located at ROM\_EPITABLE[1].

## Parameters:

*ulBase* is the EPI module base address. *ulMode* is the usage mode of the EPI module.

# **Description:**

This functions sets the operating mode of the EPI module. The parameter *ulMode* must be one of the following:

- EPI\_MODE\_GENERAL use for general-purpose mode operation
- EPI\_MODE\_SDRAM use with SDRAM device
- EPI\_MODE\_HB8 use with host-bus 8-bit interface
- EPI\_MODE\_HB16 use with host-bus 16-bit interface
- EPI\_MODE\_DISABLE disable the EPI module

Selection of any of the above modes will enable the EPI module, except for **EPI\_MODE\_DISABLE** which should be used to disable the module.

# Returns:

None.

# 9.2.1.14 ROM\_EPINonBlockingReadAvail

Get the count of items available in the read FIFO.

# Prototype:

```
unsigned long
ROM_EPINonBlockingReadAvail(unsigned long ulBase)
```

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EPITABLE is an array of pointers located at ROM\_APITABLE[23]. ROM\_EPINonBlockingReadAvail is a function pointer located at ROM\_EPITABLE[12].

## Parameters:

ulBase is the EPI module base address.

## **Description:**

This function gets the number of items that are available to read in the read FIFO. The read FIFO is filled by a non-blocking read transaction which is configured by the functions ROM\_EPINonBlockingReadConfigure() and ROM\_EPINonBlockingReadStart().

# Returns:

The number of items available to read in the read FIFO.

# 9.2.1.15 ROM\_EPINonBlockingReadConfigure

Configures a non-blocking read transaction.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EPITABLE is an array of pointers located at ROM\_APITABLE[23]. ROM\_EPINonBlockingReadConfigure is a function pointer located at ROM\_EPITABLE[8].

## Parameters:

**ulBase** is the EPI module base address.

ulChannel is the read channel (0 or 1).

ulDataSize is the size of the data items to read.

*ulAddress* is the starting address to read.

## **Description:**

This function is used to configure a non-blocking read channel for a transaction. Two channels are available which can be used in a ping-pong method for continuous reading. It is not necessary to use both channels to perform a non-blocking read.

The parameter *ulDataSize* is one of **EPI\_NBCONFIG\_SIZE\_8**, **EPI\_NBCONFIG\_SIZE\_16**, or **EPI\_NBCONFIG\_SIZE\_32** for 8-bit, 16-bit, or 32-bit sized data transfers.

The parameter *ulAddress* is the starting address for the read, relative to the external device. The start of the device is address 0.

Once configured, the non-blocking read is started by calling ROM\_EPINonBlockingReadStart(). If the addresses to be read from the device are in a sequence, it is not necessary to call this function multiple times. Until it is changed, the EPI module will remember the last address that was used for a non-blocking read (per channel).

## Returns:

None.

# 9.2.1.16 ROM\_EPINonBlockingReadCount

Get the count remaining for a non-blocking transaction.

## Prototype:

```
unsigned long
ROM_EPINonBlockingReadCount (unsigned long ulBase,
unsigned long ulChannel)
```

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EPITABLE is an array of pointers located at ROM\_APITABLE[23]. ROM\_EPINonBlockingReadCount is a function pointer located at ROM\_EPITABLE[11].

## **Parameters:**

*ulBase* is the EPI module base address. *ulChannel* is the read channel (0 or 1).

## **Description:**

This function gets the remaining count of items for a non-blocking read transaction.

## **Returns:**

The number of items remaining in the non-blocking read transaction.

# 9.2.1.17 ROM\_EPINonBlockingReadGet16

Read available data from the read FIFO, as 16-bit data items.

# Prototype:

```
unsigned long
ROM_EPINonBlockingReadGet16(unsigned long ulBase,
unsigned long ulCount,
unsigned short *pusBuf)
```

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EPITABLE is an array of pointers located at ROM\_APITABLE[23]. ROM\_EPINonBlockingReadGet16 is a function pointer located at ROM\_EPITABLE[14].

## Parameters:

*ulBase* is the EPI module base address.

*ulCount* is the maximum count of items to read.

*pusBuf* is the caller supplied buffer where the read data should be stored.

## **Description:**

This function reads 16-bit data items from the read FIFO and stores the values in a caller supplied buffer. The function will read and store data from the FIFO until there is no more data in the FIFO or the maximum count is reached as specified in the parameter *ulCount*. The actual count of items will be returned.

## **Returns:**

The number of items read from the FIFO.

# 9.2.1.18 ROM\_EPINonBlockingReadGet32

Read available data from the read FIFO, as 32-bit data items.

#### Prototype:

unsigned long ROM\_EPINonBlockingReadGet32(unsigned long ulBase, unsigned long ulCount, unsigned long \*pulBuf)

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EPITABLE is an array of pointers located at ROM\_APITABLE[23]. ROM\_EPINonBlockingReadGet32 is a function pointer located at ROM\_EPITABLE[13].

## Parameters:

*ulBase* is the EPI module base address. *ulCount* is the maximum count of items to read. *pulBuf* is the caller supplied buffer where the read data should be stored.

#### **Description:**

This function reads 32-bit data items from the read FIFO and stores the values in a caller supplied buffer. The function will read and store data from the FIFO until there is no more

data in the FIFO or the maximum count is reached as specified in the parameter *ulCount*. The actual count of items will be returned.

## **Returns:**

The number of items read from the FIFO.

# 9.2.1.19 ROM\_EPINonBlockingReadGet8

Read available data from the read FIFO, as 8-bit data items.

## Prototype:

```
unsigned long
ROM_EPINonBlockingReadGet8(unsigned long ulBase,
unsigned long ulCount,
unsigned char *pucBuf)
```

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EPITABLE is an array of pointers located at ROM\_APITABLE[23]. ROM\_EPINonBlockingReadGet8 is a function pointer located at ROM\_EPITABLE[15].

## **Parameters:**

ulBase is the EPI module base address.

ulCount is the maximum count of items to read.

*pucBuf* is the caller supplied buffer where the read data should be stored.

## **Description:**

This function reads 8-bit data items from the read FIFO and stores the values in a caller supplied buffer. The function will read and store data from the FIFO until there is no more data in the FIFO or the maximum count is reached as specified in the parameter *ulCount*. The actual count of items will be returned.

## **Returns:**

The number of items read from the FIFO.

# 9.2.1.20 ROM\_EPINonBlockingReadStart

Starts a non-blocking read transaction.

# Prototype:

void

```
ROM_EPINonBlockingReadStart(unsigned long ulBase,
unsigned long ulChannel,
unsigned long ulCount)
```

## **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.
ROM_EPITABLE is an array of pointers located at ROM_APITABLE[23].
ROM_EPINonBlockingReadStart is a function pointer located at ROM_EPITABLE[9].
```

*ulBase* is the EPI module base address. *ulChannel* is the read channel (0 or 1).

*ulCount* is the number of items to read (1-4095).

## **Description:**

This function starts a non-blocking read that was previously configured with the function ROM\_EPINonBlockingReadConfigure(). Once this function is called, the EPI module will begin reading data from the external device into the read FIFO. The EPI will stop reading when the FIFO fills up and resume reading when the application drains the FIFO, until the total specified count of data items has been read.

Once a read transaction is completed and the FIFO drained, another transaction can be started from the next address by calling this function again.

## Returns:

None.

# 9.2.1.21 ROM\_EPINonBlockingReadStop

Stops a non-blocking read transaction.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EPITABLE is an array of pointers located at ROM\_APITABLE[23]. ROM\_EPINonBlockingReadStop is a function pointer located at ROM\_EPITABLE[10].

## Parameters:

*ulBase* is the EPI module base address. *ulChannel* is the read channel (0 or 1).

# **Description:**

This function cancels a non-blocking read transaction that is already in progress.

## **Returns:**

None.

# 9.2.1.22 ROM\_EPIWriteFIFOCountGet

Reads the number of empty slots in the write transaction FIFO.

## Prototype:

```
unsigned long
ROM_EPIWriteFIFOCountGet(unsigned long ulBase)
```

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_EPITABLE is an array of pointers located at ROM\_APITABLE[23]. ROM\_EPIWriteFIFOCountGet is a function pointer located at ROM\_EPITABLE[17].

# Parameters:

ulBase is the EPI module base address.

# **Description:**

This function returns the number of slots available in the transaction FIFO. It can be used in a polling method to avoid attempting a write that would stall.

# **Returns:**

The number of empty slots in the transaction FIFO.

#### Flash

# 10 Flash

Introduction	9	1
Functions	9	1

# 10.1 Introduction

The flash API provides a set of functions for dealing with the on-chip flash. Functions are provided to program and erase the flash, configure the flash protection, and handle the flash interrupt.

The flash is organized as a set of 1 kB blocks that can be individually erased. Erasing a block causes the entire contents of the block to be reset to all ones. These blocks are paired into a set of 2 kB blocks that can be individually protected. The blocks can be marked as read-only or execute-only, providing differing levels of code protection. Read-only blocks cannot be erased or programmed, protecting the contents of those blocks from being modified. Execute-only blocks cannot be erased or protecting the contents of those blocks from being modified. Execute-only blocks cannot be erased or protecting the contents of those blocks from being read by the processor instruction fetch mechanism, protecting the contents of those blocks from being read by either the processor or by debuggers.

The flash can be programmed on a word-by-word basis. Programming causes 1 bits to become 0 bits (where appropriate); because of this, a word can be repeatedly programmed so long as each programming operation only requires changing 1 bits to 0 bits.

The timing for the flash is automatically handled by the flash controller. In order to do this, the flash controller must know the clock rate of the system in order to be able to time the number of micro-seconds certain signals are asserted. The number of clock cycles per micro-second must be provided to the flash controller for it to accomplish this timing.

The flash controller has the ability to generate an interrupt when an invalid access is attempted (such as reading from execute-only flash). This can be used to validate the operation of a program; the interrupt will keep invalid accesses from being silently ignored, hiding potential bugs. The flash protection can be applied without being permanently enabled; this, along with the interrupt, allows the program to be debugged before the flash protection is permanently applied to the device (which is a non-reversible operation). An interrupt can also be generated when an erase or programming operation has completed.

# 10.2 Functions

# Functions

- Iong ROM\_FlashErase (unsigned long ulAddress)
- void ROM\_FlashIntClear (unsigned long ulIntFlags)
- void ROM\_FlashIntDisable (unsigned long ulIntFlags)
- void ROM\_FlashIntEnable (unsigned long ulIntFlags)
- unsigned long ROM\_FlashIntStatus (tBoolean bMasked)
- Iong ROM\_FlashProgram (unsigned long \*pulData, unsigned long ulAddress, unsigned long ulCount)
- tFlashProtection ROM\_FlashProtectGet (unsigned long ulAddress)
- Iong ROM\_FlashProtectSave (void)

- Iong ROM\_FlashProtectSet (unsigned long ulAddress, tFlashProtection eProtect)
- unsigned long ROM\_FlashUsecGet (void)
- void ROM\_FlashUsecSet (unsigned long ulClocks)
- Iong ROM\_FlashUserGet (unsigned long \*pulUser0, unsigned long \*pulUser1)
- Iong ROM\_FlashUserSave (void)
- Iong ROM\_FlashUserSet (unsigned long ulUser0, unsigned long ulUser1)

# 10.2.1 Function Documentation

# 10.2.1.1 ROM\_FlashErase

Erases a block of flash.

# Prototype:

```
long
ROM_FlashErase(unsigned long ulAddress)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_FLASHTABLE is an array of pointers located at ROM\_APITABLE[7]. ROM\_FlashErase is a function pointer located at ROM\_FLASHTABLE[3].

#### Parameters:

ulAddress is the start address of the flash block to be erased.

#### **Description:**

This function will erase a 1 kB block of the on-chip flash. After erasing, the block will be filled with 0xFF bytes. Read-only and execute-only blocks cannot be erased.

This function will not return until the block has been erased.

#### **Returns:**

Returns 0 on success, or -1 if an invalid block address was specified or the block is writeprotected.

# 10.2.1.2 ROM\_FlashIntClear

Clears flash controller interrupt sources.

## Prototype:

void

ROM\_FlashIntClear(unsigned long ulIntFlags)

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_FLASHTABLE is an array of pointers located at ROM\_APITABLE[7]. ROM\_FlashIntClear is a function pointer located at ROM\_FLASHTABLE[13].

## Parameters:

*ullntFlags* is the bit mask of the interrupt sources to be cleared. Can be any of the FLASH\_INT\_PROGRAM or FLASH\_INT\_AMISC values.

## **Description:**

The specified flash controller interrupt sources are cleared, so that they no longer assert. This must be done in the interrupt handler to keep it from being called again immediately upon exit.

#### Note:

Because there is a write buffer in the Cortex-M3 processor, it may take several clock cycles before the interrupt source is actually cleared. Therefore, it is recommended that the interrupt source be cleared early in the interrupt handler (as opposed to the very last action) to avoid returning from the interrupt handler before the interrupt source is actually cleared. Failure to do so may result in the interrupt handler being immediately reentered (because the interrupt controller still sees the interrupt source asserted).

## **Returns:**

None.

# 10.2.1.3 ROM\_FlashIntDisable

Disables individual flash controller interrupt sources.

# Prototype:

```
void
ROM_FlashIntDisable(unsigned long ulIntFlags)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_FLASHTABLE is an array of pointers located at ROM\_APITABLE[7]. ROM\_FlashIntDisable is a function pointer located at ROM\_FLASHTABLE[11].

## **Parameters:**

ullntFlags is a bit mask of the interrupt sources to be disabled. Can be any of the FLASH\_INT\_PROGRAM or FLASH\_INT\_ACCESS values.

#### **Description:**

Disables the indicated flash controller interrupt sources. Only the sources that are enabled can be reflected to the processor interrupt; disabled sources have no effect on the processor.

#### **Returns:**

None.

# 10.2.1.4 ROM\_FlashIntEnable

Enables individual flash controller interrupt sources.

## Prototype:

```
void
ROM_FlashIntEnable(unsigned long ulIntFlags)
```

#### **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.
ROM_FLASHTABLE is an array of pointers located at ROM_APITABLE[7].
ROM_FlashIntEnable is a function pointer located at ROM_FLASHTABLE[10].
```

ullntFlags is a bit mask of the interrupt sources to be enabled. Can be any of the FLASH\_INT\_PROGRAM or FLASH\_INT\_ACCESS values.

## **Description:**

Enables the indicated flash controller interrupt sources. Only the sources that are enabled can be reflected to the processor interrupt; disabled sources have no effect on the processor.

## Returns:

None.

# 10.2.1.5 ROM\_FlashIntStatus

Gets the current interrupt status.

## Prototype:

unsigned long ROM\_FlashIntStatus(tBoolean bMasked)

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_FLASHTABLE is an array of pointers located at ROM\_APITABLE[7]. ROM\_FlashIntStatus is a function pointer located at ROM\_FLASHTABLE[12].

## **Parameters:**

**bMasked** is false if the raw interrupt status is required and true if the masked interrupt status is required.

## **Description:**

This returns the interrupt status for the flash controller. Either the raw interrupt status or the status of interrupts that are allowed to reflect to the processor can be returned.

# **Returns:**

The current interrupt status, enumerated as a bit field of **FLASH\_INT\_PROGRAM** and **FLASH\_INT\_ACCESS**.

# 10.2.1.6 ROM\_FlashProgram

Programs flash.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_FLASHTABLE is an array of pointers located at ROM\_APITABLE[7]. ROM\_FlashProgram is a function pointer located at ROM\_FLASHTABLE[0].

*pulData* is a pointer to the data to be programmed.

ulAddress is the starting address in flash to be programmed. Must be a multiple of four.

ulCount is the number of bytes to be programmed. Must be a multiple of four.

# Description:

This function will program a sequence of words into the on-chip flash. Each word in a page of flash can only be programmed one time between an erase of that page; programming a word multiple times will result in an unpredictable value in that word of flash.

Since the flash is programmed one word at a time, the starting address and byte count must both be multiples of four. It is up to the caller to verify the programmed contents, if such verification is required.

This function will not return until the data has been programmed.

# **Returns:**

Returns 0 on success, or -1 if a programming error is encountered.

# 10.2.1.7 ROM\_FlashProtectGet

Gets the protection setting for a block of flash.

## Prototype:

```
tFlashProtection
ROM_FlashProtectGet(unsigned long ulAddress)
```

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_FLASHTABLE is an array of pointers located at ROM\_APITABLE[7]. ROM\_FlashProtectGet is a function pointer located at ROM\_FLASHTABLE[4].

## Parameters:

ulAddress is the start address of the flash block to be queried.

## **Description:**

This function will get the current protection for the specified 2 kB block of flash. Each block can be read/write, read-only, or execute-only. Read/write blocks can be read, executed, erased, and programmed. Read-only blocks can be read and executed. Execute-only blocks can only be executed; processor and debugger data reads are not allowed.

# **Returns:**

Returns the protection setting for this block. See ROM\_FlashProtectSet() for possible values.

# 10.2.1.8 ROM\_FlashProtectSave

Saves the flash protection settings.

# Prototype:

```
long
ROM_FlashProtectSave(void)
```

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_FLASHTABLE is an array of pointers located at ROM\_APITABLE[7]. ROM\_FlashProtectSave is a function pointer located at ROM\_FLASHTABLE[6].

# **Description:**

This function will make the currently programmed flash protection settings permanent. This is a non-reversible operation; a chip reset or power cycle will not change the flash protection.

This function will not return until the protection has been saved.

## Returns:

Returns 0 on success, or -1 if a hardware error is encountered.

# 10.2.1.9 ROM\_FlashProtectSet

Sets the protection setting for a block of flash.

# Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_FLASHTABLE is an array of pointers located at ROM\_APITABLE[7]. ROM\_FlashProtectSet is a function pointer located at ROM\_FLASHTABLE[5].

## Parameters:

ulAddress is the start address of the flash block to be protected.

*eProtect* is the protection to be applied to the block. Can be one of FlashReadWrite, FlashReadOnly, or FlashExecuteOnly.

## **Description:**

This function will set the protection for the specified 2 kB block of flash. Blocks which are read/write can be made read-only or execute-only. Blocks which are read-only can be made execute-only. Blocks which are execute-only cannot have their protection modified. Attempts to make the block protection less stringent (that is, read-only to read/write) will result in a failure (and be prevented by the hardware).

Changes to the flash protection are maintained only until the next reset. This allows the application to be executed in the desired flash protection environment to check for inappropriate flash access (via the flash interrupt). To make the flash protection permanent, use the ROM\_FlashProtectSave() function.

# **Returns:**

Returns 0 on success, or -1 if an invalid address or an invalid protection was specified.

# 10.2.1.10 ROM\_FlashUsecGet

Gets the number of processor clocks per micro-second.

## Prototype:

unsigned long ROM\_FlashUsecGet(void)

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_FLASHTABLE is an array of pointers located at ROM\_APITABLE[7]. ROM\_FlashUsecGet is a function pointer located at ROM\_FLASHTABLE[1].

## **Description:**

This function returns the number of clocks per micro-second, as presently known by the flash controller.

## Returns:

Returns the number of processor clocks per micro-second.

# 10.2.1.11 ROM\_FlashUsecSet

Sets the number of processor clocks per micro-second.

# Prototype:

```
void
ROM_FlashUsecSet(unsigned long ulClocks)
```

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_FLASHTABLE is an array of pointers located at ROM\_APITABLE[7]. ROM\_FlashUsecSet is a function pointer located at ROM\_FLASHTABLE[2].

## Parameters:

ulClocks is the number of processor clocks per micro-second.

## **Description:**

This function is used to tell the flash controller the number of processor clocks per microsecond. This value must be programmed correctly or the flash most likely will not program correctly; it has no affect on reading flash.

## Returns:

None.

# 10.2.1.12 ROM\_FlashUserGet

Gets the user registers.

## Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_FLASHTABLE is an array of pointers located at ROM\_APITABLE[7]. ROM\_FlashUserGet is a function pointer located at ROM\_FLASHTABLE[7].

**pulUser0** is a pointer to the location to store USER Register 0. **pulUser1** is a pointer to the location to store USER Register 1.

## **Description:**

This function will read the contents of user registers (0 and 1), and store them in the specified locations.

## Returns:

Returns 0 on success, or -1 if a hardware error is encountered.

# 10.2.1.13 ROM\_FlashUserSave

Saves the user registers.

#### Prototype:

long
ROM\_FlashUserSave(void)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_FLASHTABLE is an array of pointers located at ROM\_APITABLE[7]. ROM\_FlashUserSave is a function pointer located at ROM\_FLASHTABLE[9].

## **Description:**

This function will make the currently programmed user register settings permanent. This is a non-reversible operation; a chip reset or power cycle will not change this setting.

This function will not return until the protection has been saved.

#### Returns:

Returns 0 on success, or -1 if a hardware error is encountered.

# 10.2.1.14 ROM\_FlashUserSet

Sets the user registers.

#### Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_FLASHTABLE is an array of pointers located at ROM\_APITABLE[7]. ROM\_FlashUserSet is a function pointer located at ROM\_FLASHTABLE[8].

#### Parameters:

*ulUser0* is the value to store in USER Register 0. *ulUser1* is the value to store in USER Register 1.

# **Description:**

This function will set the contents of the user registers (0 and 1) to the specified values.

# **Returns:**

Returns 0 on success, or -1 if a hardware error is encountered.

# GPIO

# 11 GPIO

ntroduction	101
Functions	101

# 11.1 Introduction

The GPIO module provides control for up to eight independent GPIO pins (the actual number present depend upon the GPIO port and part number). Each pin has the following capabilities:

- Can be configured as an input or an output. On reset, they default to being an input.
- In input mode, can generate interrupts on high level, low level, rising edge, falling edge, or both edges.
- In output mode, can be configured for 2 mA, 4 mA, or 8 mA drive strength. The 8 mA drive strength configuration has optional slew rate control to limit the rise and fall times of the signal. On reset, they default to 2 mA drive strength.
- Optional weak pull-up or pull-down resistors. On reset, they default to no pull-up or pull-down resistors.
- Optional open-drain operation. On reset, they default to standard push/pull operation.
- Can be configured to be a GPIO or a peripheral pin. On reset, they default to being GPIOs. Note that not all pins on all parts have peripheral functions, in which case the pin is only useful as a GPIO (that is, when configured for peripheral function the pin will not do anything useful).

Most of the GPIO functions can operate on more than one GPIO pin (within a single module) at a time. The *ucPins* parameter to these functions is used to specify the pins that are affected; the GPIO pins whose corresponding bits in this parameter that are set will be affected (where pin 0 is in bit 0, pin 1 in bit 1, and so on). For example, if *ucPins* is 0x09, then pins 0 and 3 will be affected by the function.

This is most useful for the ROM\_GPIOPinRead() and ROM\_GPIOPinWrite() functions; a read will return only the value of the requested pins (with the other pin values masked out) and a write will affect the requested pins simultaneously (that is, the state of multiple GPIO pins can be changed at the same time). This data masking for the GPIO pin state occurs in the hardware; a single read or write is issued to the hardware, which interprets some of the address bits as an indication of the GPIO pins to operate upon (and therefore the ones to not affect). See the part data sheet for details of the GPIO data register address-based bit masking.

For functions that have a *ucPin* (singular) parameter, only a single pin is affected by the function. In this case, this value specifies the pin number (that is, 0 through 7).

# 11.2 Functions

# **Functions**

- unsigned long ROM\_GPIODirModeGet (unsigned long ulPort, unsigned char ucPin)
- void ROM\_GPIODirModeSet (unsigned long ulPort, unsigned char ucPins, unsigned long ulPinIO)

- unsigned long ROM\_GPIOIntTypeGet (unsigned long ulPort, unsigned char ucPin)
- void ROM\_GPIOIntTypeSet (unsigned long ulPort, unsigned char ucPins, unsigned long ulInt-Type)
- void ROM\_GPIOPadConfigGet (unsigned long ulPort, unsigned char ucPin, unsigned long \*pulStrength, unsigned long \*pulPinType)
- void ROM\_GPIOPadConfigSet (unsigned long ulPort, unsigned char ucPins, unsigned long ulStrength, unsigned long ulPinType)
- void ROM\_GPIOPinConfigure (unsigned long ulPinConfig)
- void ROM\_GPIOPinIntClear (unsigned long ulPort, unsigned char ucPins)
- void ROM\_GPIOPinIntDisable (unsigned long ulPort, unsigned char ucPins)
- void ROM\_GPIOPinIntEnable (unsigned long ulPort, unsigned char ucPins)
- Iong ROM\_GPIOPinIntStatus (unsigned long ulPort, tBoolean bMasked)
- long ROM\_GPIOPinRead (unsigned long ulPort, unsigned char ucPins)
- void ROM\_GPIOPinTypeADC (unsigned long ulPort, unsigned char ucPins)
- void ROM\_GPIOPinTypeCAN (unsigned long ulPort, unsigned char ucPins)
- void ROM\_GPIOPinTypeComparator (unsigned long ulPort, unsigned char ucPins)
- void ROM\_GPIOPinTypeEPI (unsigned long ulPort, unsigned char ucPins)
- void ROM\_GPIOPinTypeEthernetLED (unsigned long ulPort, unsigned char ucPins)
- void ROM\_GPIOPinTypeGPIOInput (unsigned long ulPort, unsigned char ucPins)
- void ROM\_GPIOPinTypeGPIOOutput (unsigned long ulPort, unsigned char ucPins)
- void ROM\_GPIOPinTypeGPIOOutputOD (unsigned long ulPort, unsigned char ucPins)
- void ROM\_GPIOPinTypel2C (unsigned long ulPort, unsigned char ucPins)
- void ROM\_GPIOPinTypeI2S (unsigned long ulPort, unsigned char ucPins)
- void ROM\_GPIOPinTypePWM (unsigned long ulPort, unsigned char ucPins)
- void ROM\_GPIOPinTypeQEI (unsigned long ulPort, unsigned char ucPins)
- void ROM\_GPIOPinTypeSSI (unsigned long ulPort, unsigned char ucPins)
- void ROM\_GPIOPinTypeTimer (unsigned long ulPort, unsigned char ucPins)
- void ROM\_GPIOPinTypeUART (unsigned long ulPort, unsigned char ucPins)
- void ROM\_GPIOPinTypeUSBAnalog (unsigned long ulPort, unsigned char ucPins)
- void ROM\_GPIOPinTypeUSBDigital (unsigned long ulPort, unsigned char ucPins)
- void ROM\_GPIOPinWrite (unsigned long ulPort, unsigned char ucPins, unsigned char ucVal)

# 11.2.1 Function Documentation

# 11.2.1.1 ROM\_GPIODirModeGet

Gets the direction and mode of a pin.

# Prototype:

```
unsigned long
ROM_GPIODirModeGet(unsigned long ulPort,
unsigned char ucPin)
```

# **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.
ROM_GPIOTABLE is an array of pointers located at ROM_APITABLE[4].
ROM_GPIODirModeGet is a function pointer located at ROM_GPIOTABLE[2].
```

*ulPort* is the base address of the GPIO port. *ucPin* is the pin number.

## **Description:**

This function gets the direction and control mode for a specified pin on the selected GPIO port. The pin can be configured as either an input or output under software control, or it can be under hardware control. The type of control and direction are returned as an enumerated data type.

## **Returns:**

Returns one of the enumerated data types described for ROM\_GPIODirModeSet().

# 11.2.1.2 ROM\_GPIODirModeSet

Sets the direction and mode of the specified pin(s).

## Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_GPIOTABLE is an array of pointers located at ROM\_APITABLE[4]. ROM\_GPIODirModeSet is a function pointer located at ROM\_GPIOTABLE[1].

## Parameters:

*ulPort* is the base address of the GPIO port *ucPins* is the bit-packed representation of the pin(s). *ulPinIO* is the pin direction and/or mode.

## **Description:**

This function will set the specified pin(s) on the selected GPIO port as either an input or output under software control, or it will set the pin to be under hardware control.

The parameter *ulPinIO* is an enumerated data type that can be one of the following values:

- GPIO\_DIR\_MODE\_IN
- GPIO\_DIR\_MODE\_OUT
- GPIO\_DIR\_MODE\_HW

where **GPIO\_DIR\_MODE\_IN** specifies that the pin will be programmed as a software controlled input, **GPIO\_DIR\_MODE\_OUT** specifies that the pin will be programmed as a software controlled output, and **GPIO\_DIR\_MODE\_HW** specifies that the pin will be placed under hardware control.

The pin(s) are specified using a bit-packed byte, where each bit that is set identifies the pin to be accessed, and where bit 0 of the byte represents GPIO port pin 0, bit 1 represents GPIO port pin 1, and so on.

## Note:

ROM\_GPIOPadConfigSet() must also be used to configure the corresponding pad(s) in order for them to propagate the signal to/from the GPIO.

Returns: None.

# 11.2.1.3 ROM\_GPIOIntTypeGet

Gets the interrupt type for a pin.

## Prototype:

```
unsigned long
ROM_GPIOIntTypeGet(unsigned long ulPort,
unsigned char ucPin)
```

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_GPIOTABLE is an array of pointers located at ROM\_APITABLE[4]. ROM\_GPIOIntTypeGet is a function pointer located at ROM\_GPIOTABLE[4].

## Parameters:

ulPort is the base address of the GPIO port.

ucPin is the pin number.

## **Description:**

This function gets the interrupt type for a specified pin on the selected GPIO port. The pin can be configured as a falling edge, rising edge, or both edge detected interrupt, or it can be configured as a low level or high level detected interrupt. The type of interrupt detection mechanism is returned as an enumerated data type.

## **Returns:**

Returns one of the enumerated data types described for ROM\_GPIOIntTypeSet().

# 11.2.1.4 ROM\_GPIOIntTypeSet

Sets the interrupt type for the specified pin(s).

# Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_GPIOTABLE is an array of pointers located at ROM\_APITABLE[4]. ROM\_GPIOIntTypeSet is a function pointer located at ROM\_GPIOTABLE[3].

## Parameters:

*ulPort* is the base address of the GPIO port. *ucPins* is the bit-packed representation of the pin(s). *ulIntType* specifies the type of interrupt trigger mechanism. This function sets up the various interrupt trigger mechanisms for the specified pin(s) on the selected GPIO port.

The parameter *ullntType* is an enumerated data type that can be one of the following values:

- GPIO\_FALLING\_EDGE
- GPIO\_RISING\_EDGE
- GPIO\_BOTH\_EDGES
- GPIO\_LOW\_LEVEL
- GPIO\_HIGH\_LEVEL

where the different values describe the interrupt detection mechanism (edge or level) and the particular triggering event (falling, rising, or both edges for edge detect, low or high for level detect).

The pin(s) are specified using a bit-packed byte, where each bit that is set identifies the pin to be accessed, and where bit 0 of the byte represents GPIO port pin 0, bit 1 represents GPIO port pin 1, and so on.

## Note:

In order to avoid any spurious interrupts, the user must ensure that the GPIO inputs remain stable for the duration of this function.

## Returns:

None.

# 11.2.1.5 ROM\_GPIOPadConfigGet

Gets the pad configuration for a pin.

## Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_GPIOTABLE is an array of pointers located at ROM\_APITABLE[4]. ROM\_GPIOPadConfigGet is a function pointer located at ROM\_GPIOTABLE[6].

#### Parameters:

*ulPort* is the base address of the GPIO port. *ucPin* is the pin number.

pulStrength is a pointer to storage for the output drive strength.

*pulPinType* is a pointer to storage for the output drive type.

## **Description:**

This function gets the pad configuration for a specified pin on the selected GPIO port. The values returned in *pulStrength* and *pulPinType* correspond to the values used in ROM\_GPIOPadConfigSet(). This function also works for pin(s) configured as input pin(s); however, the only meaningful data returned is whether the pin is terminated with a pull-up or down resistor.

**Returns:** 

None

# 11.2.1.6 ROM\_GPIOPadConfigSet

Sets the pad configuration for the specified pin(s).

## Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_GPIOTABLE is an array of pointers located at ROM\_APITABLE[4]. ROM\_GPIOPadConfigSet is a function pointer located at ROM\_GPIOTABLE[5].

## Parameters:

*ulPort* is the base address of the GPIO port. *ucPins* is the bit-packed representation of the pin(s). *ulStrength* specifies the output drive strength. *ulPinType* specifies the pin type.

## **Description:**

This function sets the drive strength and type for the specified pin(s) on the selected GPIO port. For pin(s) configured as input ports, the pad is configured as requested, but the only real effect on the input is the configuration of the pull-up or pull-down termination.

The parameter *ulStrength* can be one of the following values:

- GPIO\_STRENGTH\_2MA
- GPIO\_STRENGTH\_4MA
- GPIO\_STRENGTH\_8MA
- GPIO\_STRENGTH\_8MA\_SC

where **GPIO\_STRENGTH\_xMA** specifies either 2, 4, or 8 mA output drive strength, and **GPIO\_OUT\_STRENGTH\_8MA\_SC** specifies 8 mA output drive with slew control.

The parameter *ulPinType* can be one of the following values:

- GPIO\_PIN\_TYPE\_STD
- GPIO\_PIN\_TYPE\_STD\_WPU
- GPIO\_PIN\_TYPE\_STD\_WPD
- GPIO\_PIN\_TYPE\_OD
- GPIO\_PIN\_TYPE\_OD\_WPU
- GPIO\_PIN\_TYPE\_OD\_WPD
- GPIO\_PIN\_TYPE\_ANALOG

where **GPIO\_PIN\_TYPE\_STD**\* specifies a push-pull pin, **GPIO\_PIN\_TYPE\_OD**\* specifies an open-drain pin, \*\_**WPU** specifies a weak pull-up, \*\_**WPD** specifies a weak pull-down, and **GPIO\_PIN\_TYPE\_ANALOG** specifies an analog input.

The pin(s) are specified using a bit-packed byte, where each bit that is set identifies the pin to be accessed, and where bit 0 of the byte represents GPIO port pin 0, bit 1 represents GPIO port pin 1, and so on.

## Returns:

None.

# 11.2.1.7 ROM\_GPIOPinConfigure

Configures the alternate function of a GPIO pin.

## Prototype:

void
ROM\_GPIOPinConfigure(unsigned long ulPinConfig)

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_GPIOTABLE is an array of pointers located at ROM\_APITABLE[4]. ROM\_GPIOPinConfigure is a function pointer located at ROM\_GPIOTABLE[26].

## **Parameters:**

ulPinConfig is the pin configuration value, specified as only one of the GPIO\_P??\_??? values.

# **Description:**

This function configures the pin mux that selects the peripheral function associated with a particular GPIO pin. Only one peripheral function at a time can be associated with a GPIO pin, and each peripheral function should only be associated with a single GPIO pin at a time (despite the fact that many of them can be associated with more than one GPIO pin).

# **Returns:**

None.

# 11.2.1.8 ROM\_GPIOPinIntClear

Clears the interrupt for the specified pin(s).

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_GPIOTABLE is an array of pointers located at ROM\_APITABLE[4]. ROM\_GPIOPinIntClear is a function pointer located at ROM\_GPIOTABLE[10].

*ulPort* is the base address of the GPIO port. *ucPins* is the bit-packed representation of the pin(s).

# **Description:**

Clears the interrupt for the specified pin(s).

The pin(s) are specified using a bit-packed byte, where each bit that is set identifies the pin to be accessed, and where bit 0 of the byte represents GPIO port pin 0, bit 1 represents GPIO port pin 1, and so on.

# Note:

Because there is a write buffer in the Cortex-M3 processor, it may take several clock cycles before the interrupt source is actually cleared. Therefore, it is recommended that the interrupt source be cleared early in the interrupt handler (as opposed to the very last action) to avoid returning from the interrupt handler before the interrupt source is actually cleared. Failure to do so may result in the interrupt handler being immediately reentered (because the interrupt controller still sees the interrupt source asserted).

# **Returns:**

None.

# 11.2.1.9 ROM\_GPIOPinIntDisable

Disables interrupts for the specified pin(s).

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_GPIOTABLE is an array of pointers located at ROM\_APITABLE[4]. ROM\_GPIOPinIntDisable is a function pointer located at ROM\_GPIOTABLE[8].

# Parameters:

*ulPort* is the base address of the GPIO port. *ucPins* is the bit-packed representation of the pin(s).

# **Description:**

Masks the interrupt for the specified pin(s).

The pin(s) are specified using a bit-packed byte, where each bit that is set identifies the pin to be accessed, and where bit 0 of the byte represents GPIO port pin 0, bit 1 represents GPIO port pin 1, and so on.

# Returns:

None.
# 11.2.1.10 ROM\_GPIOPinIntEnable

Enables interrupts for the specified pin(s).

#### Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_GPIOTABLE is an array of pointers located at ROM\_APITABLE[4]. ROM\_GPIOPinIntEnable is a function pointer located at ROM\_GPIOTABLE[7].

### Parameters:

*ulPort* is the base address of the GPIO port. *ucPins* is the bit-packed representation of the pin(s).

#### **Description:**

Unmasks the interrupt for the specified pin(s).

The pin(s) are specified using a bit-packed byte, where each bit that is set identifies the pin to be accessed, and where bit 0 of the byte represents GPIO port pin 0, bit 1 represents GPIO port pin 1, and so on.

#### **Returns:**

None.

# 11.2.1.11 ROM\_GPIOPinIntStatus

Gets interrupt status for the specified GPIO port.

# Prototype:

### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_GPIOTABLE is an array of pointers located at ROM\_APITABLE[4]. ROM\_GPIOPinIntStatus is a function pointer located at ROM\_GPIOTABLE[9].

#### Parameters:

*ulPort* is the base address of the GPIO port. *bMasked* specifies whether masked or raw interrupt status is returned.

#### **Description:**

If *bMasked* is set as **true**, then the masked interrupt status is returned; otherwise, the raw interrupt status will be returned.

#### **Returns:**

Returns a bit-packed byte, where each bit that is set identifies an active masked or raw interrupt, and where bit 0 of the byte represents GPIO port pin 0, bit 1 represents GPIO port pin 1, and so on. Bits 31:8 should be ignored.

# 11.2.1.12 ROM\_GPIOPinRead

Reads the values present of the specified pin(s).

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_GPIOTABLE is an array of pointers located at ROM\_APITABLE[4]. ROM\_GPIOPinRead is a function pointer located at ROM\_GPIOTABLE[11].

#### Parameters:

*ulPort* is the base address of the GPIO port. *ucPins* is the bit-packed representation of the pin(s).

### **Description:**

The values at the specified pin(s) are read, as specified by *ucPins*. Values are returned for both input and output pin(s), and the value for pin(s) that are not specified by *ucPins* are set to 0.

The pin(s) are specified using a bit-packed byte, where each bit that is set identifies the pin to be accessed, and where bit 0 of the byte represents GPIO port pin 0, bit 1 represents GPIO port pin 1, and so on.

#### Returns:

Returns a bit-packed byte providing the state of the specified pin, where bit 0 of the byte represents GPIO port pin 0, bit 1 represents GPIO port pin 1, and so on. Any bit that is not specified by *ucPins* is returned as a 0. Bits 31:8 should be ignored.

# 11.2.1.13 ROM\_GPIOPinTypeADC

Configures pin(s) for use as analog-to-digital converter inputs.

### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_GPIOTABLE is an array of pointers located at ROM\_APITABLE[4]. ROM\_GPIOPinTypeADC is a function pointer located at ROM\_GPIOTABLE[23].

#### **Parameters:**

*ulPort* is the base address of the GPIO port. *ucPins* is the bit-packed representation of the pin(s).

#### **Description:**

The analog-to-digital converter input pins must be properly configured to function correctly. This function provides the proper configuration for those pin(s).

The pin(s) are specified using a bit-packed byte, where each bit that is set identifies the pin to be accessed, and where bit 0 of the byte represents GPIO port pin 0, bit 1 represents GPIO port pin 1, and so on.

#### Note:

This cannot be used to turn any pin into an ADC input; it only configures an ADC input pin for proper operation.

### **Returns:**

None.

# 11.2.1.14 ROM\_GPIOPinTypeCAN

Configures pin(s) for use as a CAN device.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_GPIOTABLE is an array of pointers located at ROM\_APITABLE[4]. ROM\_GPIOPinTypeCAN is a function pointer located at ROM\_GPIOTABLE[12].

#### **Parameters:**

*ulPort* is the base address of the GPIO port. *ucPins* is the bit-packed representation of the pin(s).

#### **Description:**

The CAN pins must be properly configured for the CAN peripherals to function correctly. This function provides a typical configuration for those pin(s); other configurations may work as well depending upon the board setup (for example, using the on-chip pull-ups).

The pin(s) are specified using a bit-packed byte, where each bit that is set identifies the pin to be accessed, and where bit 0 of the byte represents GPIO port pin 0, bit 1 represents GPIO port pin 1, and so on.

#### Note:

This cannot be used to turn any pin into a CAN pin; it only configures a CAN pin for proper operation.

# **Returns:**

None.

# 11.2.1.15 ROM\_GPIOPinTypeComparator

Configures pin(s) for use as an analog comparator input.

### Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_GPIOTABLE is an array of pointers located at ROM\_APITABLE[4]. ROM\_GPIOPinTypeComparator is a function pointer located at ROM\_GPIOTABLE[13].

# Parameters:

*ulPort* is the base address of the GPIO port. *ucPins* is the bit-packed representation of the pin(s).

# **Description:**

The analog comparator input pins must be properly configured for the analog comparator to function correctly. This function provides the proper configuration for those pin(s).

The pin(s) are specified using a bit-packed byte, where each bit that is set identifies the pin to be accessed, and where bit 0 of the byte represents GPIO port pin 0, bit 1 represents GPIO port pin 1, and so on.

# Note:

This cannot be used to turn any pin into an analog comparator input; it only configures an analog comparator pin for proper operation.

### **Returns:**

None.

# 11.2.1.16 ROM\_GPIOPinTypeEPI

Configures pin(s) for use by the external peripheral interface.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_GPIOTABLE is an array of pointers located at ROM\_APITABLE[4]. ROM\_GPIOPinTypeEPI is a function pointer located at ROM\_GPIOTABLE[29].

# Parameters:

*ulPort* is the base address of the GPIO port. *ucPins* is the bit-packed representation of the pin(s).

# **Description:**

The external peripheral interface pins must be properly configured for the external peripheral interface to function correctly. This function provides a typica configuration for those pin(s); other configurations may work as well depending upon the board setup (for exampe, using the on-chip pull-ups).

The pin(s) are specified using a bit-packed byte, where each bit that is set identifies the pin to be accessed, and where bit 0 of the byte represents GPIO port pin 0, bit 1 represents GPIO port pin 1, and so on.

#### Note:

This cannot be used to turn any pin into an external peripheral interface pin; it only configures an external peripheral interface pin for proper operation.

#### **Returns:**

None.

# 11.2.1.17 ROM\_GPIOPinTypeEthernetLED

Configures pin(s) for use by the Ethernet peripheral as LED signals.

### Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_GPIOTABLE is an array of pointers located at ROM\_APITABLE[4]. ROM\_GPIOPinTypeEthernetLED is a function pointer located at ROM\_GPIOTABLE[27].

#### Parameters:

*ulPort* is the base address of the GPIO port. *ucPins* is the bit-packed representation of the pin(s).

#### **Description:**

The Ethernet peripheral provides two signals that can be used to drive an LED (e.g. for link status/activity). This function provides a typical configuration for the pins.

The pin(s) are specified using a bit-packed byte, where each bit that is set identifies the pin to be accessed, and where bit 0 of the byte represents GPIO port pin 0, bit 1 represents GPIO port pin 1, and so on.

#### Note:

This cannot be used to turn any pin into an Ethernet LED pin; it only configures an Ethernet LED pin for proper operation.

### Returns:

None.

# 11.2.1.18 ROM\_GPIOPinTypeGPIOInput

Configures pin(s) for use as GPIO inputs.

#### Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_GPIOTABLE is an array of pointers located at ROM\_APITABLE[4]. ROM\_GPIOPinTypeGPIOInput is a function pointer located at ROM\_GPIOTABLE[14].

#### Parameters:

*ulPort* is the base address of the GPIO port. *ucPins* is the bit-packed representation of the pin(s).

#### **Description:**

The GPIO pins must be properly configured in order to function correctly as GPIO inputs. This function provides the proper configuration for those pin(s).

The pin(s) are specified using a bit-packed byte, where each bit that is set identifies the pin to be accessed, and where bit 0 of the byte represents GPIO port pin 0, bit 1 represents GPIO port pin 1, and so on.

# Returns:

None.

# 11.2.1.19 ROM\_GPIOPinTypeGPIOOutput

Configures pin(s) for use as GPIO outputs.

#### Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_GPIOTABLE is an array of pointers located at ROM\_APITABLE[4]. ROM\_GPIOPinTypeGPIOOutput is a function pointer located at ROM\_GPIOTABLE[15].

#### Parameters:

*ulPort* is the base address of the GPIO port. *ucPins* is the bit-packed representation of the pin(s).

#### **Description:**

The GPIO pins must be properly configured in order to function correctly as GPIO outputs. This function provides the proper configuration for those pin(s).

The pin(s) are specified using a bit-packed byte, where each bit that is set identifies the pin to be accessed, and where bit 0 of the byte represents GPIO port pin 0, bit 1 represents GPIO port pin 1, and so on.

#### Returns:

None.

# 11.2.1.20 ROM\_GPIOPinTypeGPIOOutputOD

Configures pin(s) for use as GPIO open drain outputs.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_GPIOTABLE is an array of pointers located at ROM\_APITABLE[4]. ROM\_GPIOPinTypeGPIOOutputOD is a function pointer located at ROM\_GPIOTABLE[22].

# Parameters:

*ulPort* is the base address of the GPIO port. *ucPins* is the bit-packed representation of the pin(s).

# **Description:**

The GPIO pins must be properly configured in order to function correctly as GPIO outputs. This function provides the proper configuration for those pin(s).

The pin(s) are specified using a bit-packed byte, where each bit that is set identifies the pin to be accessed, and where bit 0 of the byte represents GPIO port pin 0, bit 1 represents GPIO port pin 1, and so on.

# **Returns:**

None.

# 11.2.1.21 ROM\_GPIOPinTypeI2C

Configures pin(s) for use by the I2C peripheral.

# Prototype:

```
void
ROM_GPIOPinTypeI2C(unsigned long ulPort,
unsigned char ucPins)
```

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_GPIOTABLE is an array of pointers located at ROM\_APITABLE[4]. ROM\_GPIOPinTypeI2C is a function pointer located at ROM\_GPIOTABLE[16].

# Parameters:

*ulPort* is the base address of the GPIO port.

*ucPins* is the bit-packed representation of the pin(s).

# **Description:**

The I2C pins must be properly configured for the I2C peripheral to function correctly. This function provides the proper configuration for those pin(s).

The pin(s) are specified using a bit-packed byte, where each bit that is set identifies the pin to be accessed, and where bit 0 of the byte represents GPIO port pin 0, bit 1 represents GPIO port pin 1, and so on.

# Note:

This cannot be used to turn any pin into an I2C pin; it only configures an I2C pin for proper operation.

Returns: None.

# 11.2.1.22 ROM\_GPIOPinTypeI2S

Configures pin(s) for use by the I2S peripheral.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_GPIOTABLE is an array of pointers located at ROM\_APITABLE[4]. ROM\_GPIOPinTypeI2S is a function pointer located at ROM\_GPIOTABLE[25].

#### Parameters:

*ulPort* is the base address of the GPIO port.

*ucPins* is the bit-packed representation of the pin(s).

#### **Description:**

Some I2S pins must be properly configured for the I2S peripheral to function correctly. This function provides a typical configuration for the digital I2S pin(s); other configurations may work as well depending upon the board setup (for example, using the on-chip pull-ups).

The pin(s) are specified using a bit-packed byte, where each bit that is set identifies the pin to be accessed, and where bit 0 of the byte represents GPIO port pin 0, bit 1 represents GPIO port pin 1, and so on.

#### Note:

This cannot be used to turn any pin into a I2S pin; it only configures a I2S pin for proper operation.

#### **Returns:**

None.

# 11.2.1.23 ROM\_GPIOPinTypePWM

Configures pin(s) for use by the PWM peripheral.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_GPIOTABLE is an array of pointers located at ROM\_APITABLE[4]. ROM\_GPIOPinTypePWM is a function pointer located at ROM\_GPIOTABLE[17].

# Parameters:

*ulPort* is the base address of the GPIO port. *ucPins* is the bit-packed representation of the pin(s).

#### **Description:**

The PWM pins must be properly configured for the PWM peripheral to function correctly. This function provides a typical configuration for those pin(s); other configurations may work as well depending upon the board setup (for example, using the on-chip pull-ups).

The pin(s) are specified using a bit-packed byte, where each bit that is set identifies the pin to be accessed, and where bit 0 of the byte represents GPIO port pin 0, bit 1 represents GPIO port pin 1, and so on.

#### Note:

This cannot be used to turn any pin into a PWM pin; it only configures a PWM pin for proper operation.

# Returns:

None.

# 11.2.1.24 ROM\_GPIOPinTypeQEI

Configures pin(s) for use by the QEI peripheral.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_GPIOTABLE is an array of pointers located at ROM\_APITABLE[4]. ROM\_GPIOPinTypeQEI is a function pointer located at ROM\_GPIOTABLE[18].

#### **Parameters:**

*ulPort* is the base address of the GPIO port. *ucPins* is the bit-packed representation of the pin(s).

# **Description:**

The QEI pins must be properly configured for the QEI peripheral to function correctly. This function provides a typical configuration for those pin(s); other configurations may work as well depending upon the board setup (for example, not using the on-chip pull-ups).

The pin(s) are specified using a bit-packed byte, where each bit that is set identifies the pin to be accessed, and where bit 0 of the byte represents GPIO port pin 0, bit 1 represents GPIO port pin 1, and so on.

#### Note:

This cannot be used to turn any pin into a QEI pin; it only configures a QEI pin for proper operation.

#### **Returns:**

None.

# 11.2.1.25 ROM\_GPIOPinTypeSSI

Configures pin(s) for use by the SSI peripheral.

### Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_GPIOTABLE is an array of pointers located at ROM\_APITABLE[4]. ROM\_GPIOPinTypeSSI is a function pointer located at ROM\_GPIOTABLE[19].

### Parameters:

*ulPort* is the base address of the GPIO port. *ucPins* is the bit-packed representation of the pin(s).

#### **Description:**

The SSI pins must be properly configured for the SSI peripheral to function correctly. This function provides a typical configuration for those pin(s); other configurations may work as well depending upon the board setup (for example, using the on-chip pull-ups).

The pin(s) are specified using a bit-packed byte, where each bit that is set identifies the pin to be accessed, and where bit 0 of the byte represents GPIO port pin 0, bit 1 represents GPIO port pin 1, and so on.

#### Note:

This cannot be used to turn any pin into a SSI pin; it only configures a SSI pin for proper operation.

#### Returns:

None.

# 11.2.1.26 ROM\_GPIOPinTypeTimer

Configures pin(s) for use by the Timer peripheral.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_GPIOTABLE is an array of pointers located at ROM\_APITABLE[4]. ROM\_GPIOPinTypeTimer is a function pointer located at ROM\_GPIOTABLE[20].

#### **Parameters:**

*ulPort* is the base address of the GPIO port. *ucPins* is the bit-packed representation of the pin(s).

### **Description:**

The CCP pins must be properly configured for the timer peripheral to function correctly. This function provides a typical configuration for those pin(s); other configurations may work as well depending upon the board setup (for example, using the on-chip pull-ups).

The pin(s) are specified using a bit-packed byte, where each bit that is set identifies the pin to be accessed, and where bit 0 of the byte represents GPIO port pin 0, bit 1 represents GPIO port pin 1, and so on.

#### Note:

This cannot be used to turn any pin into a timer pin; it only configures a timer pin for proper operation.

#### **Returns:**

None.

# 11.2.1.27 ROM\_GPIOPinTypeUART

Configures pin(s) for use by the UART peripheral.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_GPIOTABLE is an array of pointers located at ROM\_APITABLE[4]. ROM\_GPIOPinTypeUART is a function pointer located at ROM\_GPIOTABLE[21].

#### Parameters:

*ulPort* is the base address of the GPIO port. *ucPins* is the bit-packed representation of the pin(s).

#### **Description:**

The UART pins must be properly configured for the UART peripheral to function correctly. This function provides a typical configuration for those pin(s); other configurations may work as well depending upon the board setup (for example, using the on-chip pull-ups).

The pin(s) are specified using a bit-packed byte, where each bit that is set identifies the pin to be accessed, and where bit 0 of the byte represents GPIO port pin 0, bit 1 represents GPIO port pin 1, and so on.

#### Note:

This cannot be used to turn any pin into a UART pin; it only configures a UART pin for proper operation.

#### Returns:

None.

# 11.2.1.28 ROM\_GPIOPinTypeUSBAnalog

Configures pin(s) for use by the USB peripheral.

# Prototype:

### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_GPIOTABLE is an array of pointers located at ROM\_APITABLE[4]. ROM\_GPIOPinTypeUSBAnalog is a function pointer located at ROM\_GPIOTABLE[28].

#### Parameters:

*ulPort* is the base address of the GPIO port. *ucPins* is the bit-packed representation of the pin(s).

#### **Description:**

Some USB analog pins must be properly configured for the USB peripheral to function correctly. This function provides the proper configuration for any USB pin(s). This can also be used to configure the EPEN and PFAULT pins so that they are no longer used by the USB controller.

The pin(s) are specified using a bit-packed byte, where each bit that is set identifies the pin to be accessed, and where bit 0 of the byte represents GPIO port pin 0, bit 1 represents GPIO port pin 1, and so on.

#### Note:

This cannot be used to turn any pin into a USB pin; it only configures a USB pin for proper operation.

#### Returns:

None.

# 11.2.1.29 ROM\_GPIOPinTypeUSBDigital

Configures pin(s) for use by the USB peripheral.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_GPIOTABLE is an array of pointers located at ROM\_APITABLE[4]. ROM\_GPIOPinTypeUSBDigital is a function pointer located at ROM\_GPIOTABLE[24].

#### **Parameters:**

*ulPort* is the base address of the GPIO port. *ucPins* is the bit-packed representation of the pin(s).

# **Description:**

Some USB digital pins must be properly configured for the USB peripheral to function correctly. This function provides a typical configuration for the digital USB pin(s); other configurations may work as well depending upon the board setup (for example, using the on-chip pull-ups).

This function should only be used with EPEN and PFAULT pins as all other USB pins are analog in nature or are not used in devices without OTG functionality.

The pin(s) are specified using a bit-packed byte, where each bit that is set identifies the pin to be accessed, and where bit 0 of the byte represents GPIO port pin 0, bit 1 represents GPIO port pin 1, and so on.

# Note:

This cannot be used to turn any pin into a USB pin; it only configures a USB pin for proper operation.

# Returns:

None.

# 11.2.1.30 ROM\_GPIOPinWrite

Writes a value to the specified pin(s).

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_GPIOTABLE is an array of pointers located at ROM\_APITABLE[4]. ROM\_GPIOPinWrite is a function pointer located at ROM\_GPIOTABLE[0].

# Parameters:

*ulPort* is the base address of the GPIO port. *ucPins* is the bit-packed representation of the pin(s). *ucVal* is the value to write to the pin(s).

# **Description:**

Writes the corresponding bit values to the output pin(s) specified by *ucPins*. Writing to a pin configured as an input pin has no effect.

The pin(s) are specified using a bit-packed byte, where each bit that is set identifies the pin to be accessed, and where bit 0 of the byte represents GPIO port pin 0, bit 1 represents GPIO port pin 1, and so on.

# Returns:

None.

# 12 Inter-Integrated Circuit (I2C)

# 12.1 Introduction

The Inter-Integrated Circuit (I2C) API provides a set of functions for using the Stellaris I2C master and slave modules. Functions are provided to initialize the I2C modules, to send and receive data, obtain status, and to manage interrupts for the I2C modules.

The I2C master and slave modules provide the ability to communicate to other IC devices over an I2C bus. The I2C bus is specified to support devices that can both transmit and receive (write and read) data. Also, devices on the I2C bus can be designated as either a master or a slave. The Stellaris I2C modules support both sending and receiving data as either a master or a slave, and also support the simultaneous operation as both a master and a slave. Finally, the Stellaris I2C modules can operate at two speeds: Standard (100 kb/s) and Fast (400 kb/s).

Both the master and slave I2C modules can generate interrupts. The I2C master module will generate interrupts when a transmit or receive operation is completed (or aborted due to an error). The I2C slave module will generate interrupts when data has been sent or requested by a master.

# 12.1.1 Master Operations

When using this API to drive the I2C master module, the user must first initialize the I2C master module with a call to ROM\_I2CMasterInitExpClk(). That function will set the bus speed and enable the master module.

The user may transmit or receive data after the successful initialization of the I2C master module. Data is transferred by first setting the slave address using ROM\_I2CMasterSlaveAddrSet(). That function is also used to define whether the transfer is a send (a write to the slave from the master) or a receive (a read from the slave by the master). Then, if connected to an I2C bus that has multiple masters, the Stellaris I2C master must first call ROM\_I2CMasterBusBusy() before attempting to initiate the desired transaction. After determining that the bus is not busy, if trying to send data, the user must call the ROM\_I2CMasterDataPut() function. The transaction can then be initiated on the bus by calling the ROM\_I2CMasterControl() function with any of the following commands:

- I2C\_MASTER\_CMD\_SINGLE\_SEND
- I2C\_MASTER\_CMD\_SINGLE\_RECEIVE
- I2C\_MASTER\_CMD\_BURST\_SEND\_START
- I2C\_MASTER\_CMD\_BURST\_RECEIVE\_START

Any of those commands will result in the master arbitrating for the bus, driving the start sequence onto the bus, and sending the slave address and direction bit across the bus. The remainder of the transaction can then be driven using either a polling or interrupt-driven method.

For the single send and receive cases, the polling method will involve looping on the return from ROM\_I2CMasterBusy(). Once that function indicates that the I2C master is no longer busy, the bus transaction has been completed and can be checked for errors using ROM\_I2CMasterErr(). If there are no errors, then the data has been sent or is ready to be read using ROM\_I2CMasterDataGet(). For the burst send and receive cases, the polling method also involves calling the ROM\_I2CMasterControl() function for each byte transmitted or received (using either the I2C\_MASTER\_CMD\_BURST\_SEND\_CONT or I2C\_MASTER\_CMD\_BURST\_RECEIVE\_CONT commands), and for the last byte sent or received (using either the I2C\_MASTER\_CMD\_BURST\_SEND\_FINISH or I2C\_MASTER\_CMD\_BURST\_RECEIVE\_FINISH commands). If any error is detected during the burst transfer, the ROM\_I2CMasterControl() function should be called using the appropriate stop command (I2C\_MASTER\_CMD\_BURST\_SEND\_ERROR\_STOP or I2C\_MASTER\_CMD\_BURST\_RECEIVE\_ERROR\_STOP).

For the interrupt-driven transaction, the user must register an interrupt handler for the I2C devices and enable the I2C master interrupt; the interrupt will occur when the master is no longer busy.

# 12.1.2 Slave Operations

When using this API to drive the I2C slave module, the user must first initialize the I2C slave module with a call to ROM\_I2CSIaveInit(). This will enable the I2C slave module and initialize the slave's own address. After the initialization is complete, the user may poll the slave status using ROM\_I2CSIaveStatus() to determine if a master requested a send or receive operation. Depending on the type of operation requested, the user can call ROM\_I2CSIaveDataPut() or ROM\_I2CSIaveDataGet() to complete the transaction. Alternatively, the I2C slave can handle transactions using an interrupt handler.

# 12.2 Functions

# Functions

- tBoolean ROM\_I2CMasterBusBusy (unsigned long ulBase)
- tBoolean ROM\_I2CMasterBusy (unsigned long ulBase)
- void ROM\_I2CMasterControl (unsigned long ulBase, unsigned long ulCmd)
- unsigned long ROM\_I2CMasterDataGet (unsigned long ulBase)
- void ROM\_I2CMasterDataPut (unsigned long ulBase, unsigned char ucData)
- void ROM\_I2CMasterDisable (unsigned long ulBase)
- void ROM\_I2CMasterEnable (unsigned long ulBase)
- unsigned long ROM\_I2CMasterErr (unsigned long ulBase)
- void ROM\_I2CMasterInitExpClk (unsigned long ulBase, unsigned long ulI2CClk, tBoolean bFast)
- void ROM\_I2CMasterIntClear (unsigned long ulBase)
- void ROM\_I2CMasterIntDisable (unsigned long ulBase)
- void ROM\_I2CMasterIntEnable (unsigned long ulBase)
- tBoolean ROM\_I2CMasterIntStatus (unsigned long ulBase, tBoolean bMasked)
- void ROM\_I2CMasterSlaveAddrSet (unsigned long ulBase, unsigned char ucSlaveAddr, tBoolean bReceive)
- unsigned long ROM\_I2CSlaveDataGet (unsigned long ulBase)
- void ROM\_I2CSIaveDataPut (unsigned long ulBase, unsigned char ucData)

- void ROM\_I2CSIaveDisable (unsigned long ulBase)
- void ROM\_I2CSIaveEnable (unsigned long ulBase)
- void ROM\_I2CSIaveInit (unsigned long ulBase, unsigned char ucSlaveAddr)
- void ROM\_I2CSIaveIntClear (unsigned long ulBase)
- void ROM\_I2CSIaveIntClearEx (unsigned long ulBase, unsigned long ulIntFlags)
- void ROM\_I2CSIaveIntDisable (unsigned long ulBase)
- void ROM\_I2CSIaveIntDisableEx (unsigned long ulBase, unsigned long ulIntFlags)
- void ROM\_I2CSIaveIntEnable (unsigned long ulBase)
- void ROM\_I2CSIaveIntEnableEx (unsigned long ulBase, unsigned long ulIntFlags)
- tBoolean ROM\_I2CSIaveIntStatus (unsigned long ulBase, tBoolean bMasked)
- unsigned long ROM\_I2CSIaveIntStatusEx (unsigned long ulBase, tBoolean bMasked)
- unsigned long ROM\_I2CSlaveStatus (unsigned long ulBase)
- void ROM\_UpdateI2C (void)

# 12.2.1 Function Documentation

# 12.2.1.1 ROM\_I2CMasterBusBusy

Indicates whether or not the I2C bus is busy.

# Prototype:

```
tBoolean
ROM_I2CMasterBusBusy(unsigned long ulBase)
```

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2CTABLE is an array of pointers located at ROM\_APITABLE[3]. ROM\_I2CMasterBusBusy is a function pointer located at ROM\_I2CTABLE[17].

# Parameters:

ulBase is the base address of the I2C Master module.

### **Description:**

This function returns an indication of whether or not the I2C bus is busy. This function can be used in a multi-master environment to determine if another master is currently using the bus.

# **Returns:**

Returns true if the I2C bus is busy; otherwise, returns false.

# 12.2.1.2 ROM\_I2CMasterBusy

Indicates whether or not the I2C Master is busy.

# Prototype:

```
tBoolean
ROM_I2CMasterBusy(unsigned long ulBase)
```

### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2CTABLE is an array of pointers located at ROM\_APITABLE[3]. ROM\_I2CMasterBusy is a function pointer located at ROM\_I2CTABLE[16].

### Parameters:

ulBase is the base address of the I2C Master module.

#### **Description:**

This function returns an indication of whether or not the I2C Master is busy transmitting or receiving data.

#### **Returns:**

Returns true if the I2C Master is busy; otherwise, returns false.

# 12.2.1.3 ROM\_I2CMasterControl

Controls the state of the I2C Master module.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2CTABLE is an array of pointers located at ROM\_APITABLE[3]. ROM\_I2CMasterControl is a function pointer located at ROM\_I2CTABLE[18].

# **Parameters:**

*ulBase* is the base address of the I2C Master module. *ulCmd* command to be issued to the I2C Master module

# **Description:**

This function is used to control the state of the Master module send and receive operations. The *ucCmd* parameter can be one of the following values:

- I2C\_MASTER\_CMD\_SINGLE\_SEND
- I2C\_MASTER\_CMD\_SINGLE\_RECEIVE
- I2C\_MASTER\_CMD\_BURST\_SEND\_START
- I2C\_MASTER\_CMD\_BURST\_SEND\_CONT
- I2C\_MASTER\_CMD\_BURST\_SEND\_FINISH
- I2C\_MASTER\_CMD\_BURST\_SEND\_ERROR\_STOP
- I2C\_MASTER\_CMD\_BURST\_RECEIVE\_START
- I2C\_MASTER\_CMD\_BURST\_RECEIVE\_CONT
- I2C\_MASTER\_CMD\_BURST\_RECEIVE\_FINISH
- I2C\_MASTER\_CMD\_BURST\_RECEIVE\_ERROR\_STOP

# **Returns:**

None.

# 12.2.1.4 ROM\_I2CMasterDataGet

Receives a byte that has been sent to the I2C Master.

# Prototype:

unsigned long
ROM\_I2CMasterDataGet(unsigned long ulBase)

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2CTABLE is an array of pointers located at ROM\_APITABLE[3]. ROM\_I2CMasterDataGet is a function pointer located at ROM\_I2CTABLE[20].

# Parameters:

ulBase is the base address of the I2C Master module.

# **Description:**

This function reads a byte of data from the I2C Master Data Register.

# **Returns:**

Returns the byte received from by the I2C Master, cast as an unsigned long.

# 12.2.1.5 ROM\_I2CMasterDataPut

Transmits a byte from the I2C Master.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2CTABLE is an array of pointers located at ROM\_APITABLE[3]. ROM\_I2CMasterDataPut is a function pointer located at ROM\_I2CTABLE[0].

# Parameters:

*ulBase* is the base address of the I2C Master module. *ucData* data to be transmitted from the I2C Master

# **Description:**

This function will place the supplied data into I2C Master Data Register.

# **Returns:**

None.

# 12.2.1.6 ROM\_I2CMasterDisable

Disables the I2C master block.

#### Prototype:

```
void
ROM_I2CMasterDisable(unsigned long ulBase)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2CTABLE is an array of pointers located at ROM\_APITABLE[3]. ROM\_I2CMasterDisable is a function pointer located at ROM\_I2CTABLE[5].

#### Parameters:

ulBase is the base address of the I2C Master module.

#### **Description:**

This will disable operation of the I2C master block.

# Returns:

None.

# 12.2.1.7 ROM\_I2CMasterEnable

Enables the I2C Master block.

# Prototype:

```
void
ROM_I2CMasterEnable(unsigned long ulBase)
```

#### **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.
ROM_I2CTABLE is an array of pointers located at ROM_APITABLE[3].
ROM_I2CMasterEnable is a function pointer located at ROM_I2CTABLE[3].
```

#### **Parameters:**

ulBase is the base address of the I2C Master module.

#### **Description:**

This will enable operation of the I2C Master block.

#### **Returns:**

None.

### 12.2.1.8 ROM\_I2CMasterErr

Gets the error status of the I2C Master module.

#### Prototype:

```
unsigned long
ROM_I2CMasterErr(unsigned long ulBase)
```

#### **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.
ROM_I2CTABLE is an array of pointers located at ROM_APITABLE[3].
ROM_I2CMasterErr is a function pointer located at ROM_I2CTABLE[19].
```

### Parameters:

ulBase is the base address of the I2C Master module.

#### **Description:**

This function is used to obtain the error status of the Master module send and receive operations.

# Returns:

```
Returns the error status,
I2C_MASTER_ERR_ADDR_ACK,
I2C_MASTER_ERR_ARB_LOST.
```

as one of I2C\_MASTER\_ERR\_NONE, I2C\_MASTER\_ERR\_DATA\_ACK, or

# 12.2.1.9 ROM\_I2CMasterInitExpClk

Initializes the I2C Master block.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2CTABLE is an array of pointers located at ROM\_APITABLE[3]. ROM\_I2CMasterInitExpClk is a function pointer located at ROM\_I2CTABLE[1].

#### Parameters:

*ulBase* is the base address of the I2C Master module. *ull2CClk* is the rate of the clock supplied to the I2C module. *bFast* set up for fast data transfers

### **Description:**

This function initializes operation of the I2C Master block. Upon successful initialization of the I2C block, this function will have set the bus speed for the master, and will have enabled the I2C Master block.

If the parameter *bFast* is **true**, then the master block will be set up to transfer data at 400 kbps; otherwise, it will be set up to transfer data at 100 kbps.

The peripheral clock will be the same as the processor clock. This will be the value returned by ROM\_SysCtlClockGet(), or it can be explicitly hard-coded if it is constant and known (to save the code/execution overhead of a call to ROM\_SysCtlClockGet()).

### **Returns:**

None.

# 12.2.1.10 ROM\_I2CMasterIntClear

Clears I2C Master interrupt sources.

### Prototype:

```
void
ROM_I2CMasterIntClear(unsigned long ulBase)
```

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2CTABLE is an array of pointers located at ROM\_APITABLE[3]. ROM\_I2CMasterIntClear is a function pointer located at ROM\_I2CTABLE[13].

#### Parameters:

ulBase is the base address of the I2C Master module.

#### **Description:**

The I2C Master interrupt source is cleared, so that it no longer asserts. This must be done in the interrupt handler to keep it from being called again immediately upon exit.

#### Note:

Because there is a write buffer in the Cortex-M3 processor, it may take several clock cycles before the interrupt source is actually cleared. Therefore, it is recommended that the interrupt source be cleared early in the interrupt handler (as opposed to the very last action) to avoid returning from the interrupt handler before the interrupt source is actually cleared. Failure to do so may result in the interrupt handler being immediately reentered (because the interrupt controller still sees the interrupt source asserted).

#### Returns:

None.

# 12.2.1.11 ROM\_I2CMasterIntDisable

Disables the I2C Master interrupt.

# **Prototype:**

```
void
ROM_I2CMasterIntDisable(unsigned long ulBase)
```

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2CTABLE is an array of pointers located at ROM\_APITABLE[3]. ROM\_I2CMasterIntDisable is a function pointer located at ROM\_I2CTABLE[9].

#### Parameters:

ulBase is the base address of the I2C Master module.

# Description:

Disables the I2C Master interrupt source.

# **Returns:**

None.

# 12.2.1.12 ROM\_I2CMasterIntEnable

Enables the I2C Master interrupt.

# Prototype:

```
void
ROM_I2CMasterIntEnable(unsigned long ulBase)
```

### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2CTABLE is an array of pointers located at ROM\_APITABLE[3]. ROM\_I2CMasterIntEnable is a function pointer located at ROM\_I2CTABLE[7].

#### Parameters:

ulBase is the base address of the I2C Master module.

# **Description:**

Enables the I2C Master interrupt source.

# **Returns:**

None.

# 12.2.1.13 ROM\_I2CMasterIntStatus

Gets the current I2C Master interrupt status.

# Prototype:

```
tBoolean
ROM_I2CMasterIntStatus(unsigned long ulBase,
tBoolean bMasked)
```

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2CTABLE is an array of pointers located at ROM\_APITABLE[3]. ROM\_I2CMasterIntStatus is a function pointer located at ROM\_I2CTABLE[11].

#### **Parameters:**

ulBase is the base address of the I2C Master module.

**bMasked** is false if the raw interrupt status is requested and true if the masked interrupt status is requested.

#### **Description:**

This returns the interrupt status for the I2C Master module. Either the raw interrupt status or the status of interrupts that are allowed to reflect to the processor can be returned.

#### **Returns:**

The current interrupt status, returned as true if active or false if not active.

# 12.2.1.14 ROM\_I2CMasterSlaveAddrSet

Sets the address that the I2C Master will place on the bus.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2CTABLE is an array of pointers located at ROM\_APITABLE[3]. ROM\_I2CMasterSlaveAddrSet is a function pointer located at ROM\_I2CTABLE[15].

# Parameters:

*ulBase* is the base address of the I2C Master module. *ucSlaveAddr* 7-bit slave address *bReceive* flag indicating the type of communication with the slave

# **Description:**

This function will set the address that the I2C Master will place on the bus when initiating a transaction. When the *bReceive* parameter is set to **true**, the address will indicate that the I2C Master is initiating a read from the slave; otherwise the address will indicate that the I2C Master is initiating a write to the slave.

# **Returns:**

None.

# 12.2.1.15 ROM\_I2CSlaveDataGet

Receives a byte that has been sent to the I2C Slave.

# Prototype:

unsigned long
ROM\_I2CSlaveDataGet(unsigned long ulBase)

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2CTABLE is an array of pointers located at ROM\_APITABLE[3]. ROM\_I2CSlaveDataGet is a function pointer located at ROM\_I2CTABLE[23].

# Parameters:

ulBase is the base address of the I2C Slave module.

# **Description:**

This function reads a byte of data from the I2C Slave Data Register.

# **Returns:**

Returns the byte received from by the I2C Slave, cast as an unsigned long.

# 12.2.1.16 ROM\_I2CSIaveDataPut

Transmits a byte from the I2C Slave.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2CTABLE is an array of pointers located at ROM\_APITABLE[3]. ROM\_I2CSlaveDataPut is a function pointer located at ROM\_I2CTABLE[22].

# Parameters:

*ulBase* is the base address of the I2C Slave module. *ucData* data to be transmitted from the I2C Slave

#### **Description:**

This function will place the supplied data into I2C Slave Data Register.

#### **Returns:**

None.

# 12.2.1.17 ROM\_I2CSlaveDisable

Disables the I2C slave block.

# Prototype:

void
ROM\_I2CSlaveDisable(unsigned long ulBase)

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2CTABLE is an array of pointers located at ROM\_APITABLE[3]. ROM\_I2CSlaveDisable is a function pointer located at ROM\_I2CTABLE[6].

# Parameters:

ulBase is the base address of the I2C Slave module.

# **Description:**

This will disable operation of the I2C slave block.

# **Returns:**

None.

# 12.2.1.18 ROM\_I2CSIaveEnable

Enables the I2C Slave block.

#### Prototype:

```
void
ROM_I2CSlaveEnable(unsigned long ulBase)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2CTABLE is an array of pointers located at ROM\_APITABLE[3]. ROM\_I2CSlaveEnable is a function pointer located at ROM\_I2CTABLE[4].

#### Parameters:

ulBase is the base address of the I2C Slave module.

#### **Description:**

This will enable operation of the I2C Slave block.

# **Returns:**

None.

# 12.2.1.19 ROM\_I2CSlaveInit

Initializes the I2C Slave block.

#### Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2CTABLE is an array of pointers located at ROM\_APITABLE[3]. ROM\_I2CSlaveInit is a function pointer located at ROM\_I2CTABLE[2].

#### Parameters:

*ulBase* is the base address of the I2C Slave module. *ucSlaveAddr* 7-bit slave address

#### **Description:**

This function initializes operation of the I2C Slave block. Upon successful initialization of the I2C blocks, this function will have set the slave address and have enabled the I2C Slave block.

The parameter *ucSlaveAddr* is the value that will be compared against the slave address sent by an I2C master.

#### Returns:

None.

# 12.2.1.20 ROM\_I2CSIaveIntClear

Clears I2C Slave interrupt sources.

#### Prototype:

```
void
ROM_I2CSlaveIntClear(unsigned long ulBase)
```

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2CTABLE is an array of pointers located at ROM\_APITABLE[3]. ROM\_I2CSlaveIntClear is a function pointer located at ROM\_I2CTABLE[14].

### Parameters:

ulBase is the base address of the I2C Slave module.

#### **Description:**

The I2C Slave interrupt source is cleared, so that it no longer asserts. This must be done in the interrupt handler to keep it from being called again immediately upon exit.

### Note:

Because there is a write buffer in the Cortex-M3 processor, it may take several clock cycles before the interrupt source is actually cleared. Therefore, it is recommended that the interrupt source be cleared early in the interrupt handler (as opposed to the very last action) to avoid returning from the interrupt handler before the interrupt source is actually cleared. Failure to do so may result in the interrupt handler being immediately reentered (because the interrupt controller still sees the interrupt source asserted).

#### **Returns:**

None.

# 12.2.1.21 ROM\_I2CSlaveIntClearEx

Clears I2C Slave interrupt sources.

# Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2CTABLE is an array of pointers located at ROM\_APITABLE[3]. ROM\_I2CSlaveIntClearEx is a function pointer located at ROM\_I2CTABLE[28].

### Parameters:

*ulBase* is the base address of the I2C Slave module. *ulIntFlags* is a bit mask of the interrupt sources to be cleared.

#### **Description:**

The specified I2C Slave interrupt sources are cleared, so that they no longer assert. This must be done in the interrupt handler to keep it from being called again immediately upon exit.

The *ullntFlags* parameter has the same definition as the *ullntFlags* parameter to ROM\_I2CSlaveIntEnableEx().

#### Note:

Because there is a write buffer in the Cortex-M3 processor, it may take several clock cycles before the interrupt source is actually cleared. Therefore, it is recommended that the interrupt source be cleared early in the interrupt handler (as opposed to the very last action) to avoid returning from the interrupt handler before the interrupt source is actually cleared. Failure to

do so may result in the interrupt handler being immediately reentered (because the interrupt controller still sees the interrupt source asserted).

#### Returns:

None.

# 12.2.1.22 ROM\_I2CSIaveIntDisable

Disables the I2C Slave interrupt.

# Prototype:

```
void
ROM_I2CSlaveIntDisable(unsigned long ulBase)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2CTABLE is an array of pointers located at ROM\_APITABLE[3]. ROM\_I2CSlaveIntDisable is a function pointer located at ROM\_I2CTABLE[10].

#### Parameters:

ulBase is the base address of the I2C Slave module.

#### **Description:**

Disables the I2C Slave interrupt source.

#### **Returns:**

None.

# 12.2.1.23 ROM\_I2CSIaveIntDisableEx

Disables individual I2C Slave interrupt sources.

#### Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2CTABLE is an array of pointers located at ROM\_APITABLE[3]. ROM\_I2CSlaveIntDisableEx is a function pointer located at ROM\_I2CTABLE[26].

# Parameters:

*ulBase* is the base address of the I2C Slave module. *ulIntFlags* is the bit mask of the interrupt sources to be disabled.

#### **Description:**

Disables the indicated I2C Slave interrupt sources. Only the sources that are enabled can be reflected to the processor interrupt; disabled sources have no effect on the processor.

The *ullntFlags* parameter has the same definition as the *ullntFlags* parameter to ROM\_I2CSlaveIntEnableEx().

Returns:

None.

# 12.2.1.24 ROM\_I2CSIaveIntEnable

Enables the I2C Slave interrupt.

# Prototype:

void

ROM\_I2CSlaveIntEnable(unsigned long ulBase)

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2CTABLE is an array of pointers located at ROM\_APITABLE[3]. ROM I2CSlaveIntEnable is a function pointer located at ROM I2CTABLE[8].

#### Parameters:

ulBase is the base address of the I2C Slave module.

#### Description:

Enables the I2C Slave interrupt source.

#### **Returns:**

None.

# 12.2.1.25 ROM\_I2CSIaveIntEnableEx

Enables individual I2C Slave interrupt sources.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2CTABLE is an array of pointers located at ROM\_APITABLE[3]. ROM\_I2CSlaveIntEnableEx is a function pointer located at ROM\_I2CTABLE[25].

#### **Parameters:**

*ulBase* is the base address of the I2C Slave module. *ulIntFlags* is the bit mask of the interrupt sources to be enabled.

# **Description:**

Enables the indicated I2C Slave interrupt sources. Only the sources that are enabled can be reflected to the processor interrupt; disabled sources have no effect on the processor.

The ullntFlags parameter is the logical OR of any of the following:

- I2C\_SLAVE\_INT\_STOP Stop condition detected interrupt
- I2C\_SLAVE\_INT\_START Start condition detected interrupt

# I2C\_SLAVE\_INT\_DATA - Data interrupt

Returns:

None.

# 12.2.1.26 ROM\_I2CSlaveIntStatus

Gets the current I2C Slave interrupt status.

# Prototype:

```
tBoolean
ROM_I2CSlaveIntStatus(unsigned long ulBase,
tBoolean bMasked)
```

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2CTABLE is an array of pointers located at ROM\_APITABLE[3]. ROM\_I2CSlaveIntStatus is a function pointer located at ROM\_I2CTABLE[12].

# Parameters:

ulBase is the base address of the I2C Slave module.

**bMasked** is false if the raw interrupt status is requested and true if the masked interrupt status is requested.

# **Description:**

This returns the interrupt status for the I2C Slave module. Either the raw interrupt status or the status of interrupts that are allowed to reflect to the processor can be returned.

# **Returns:**

The current interrupt status, returned as true if active or false if not active.

# 12.2.1.27 ROM\_I2CSlaveIntStatusEx

Gets the current I2C Slave interrupt status.

# Prototype:

```
unsigned long
ROM_I2CSlaveIntStatusEx(unsigned long ulBase,
tBoolean bMasked)
```

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2CTABLE is an array of pointers located at ROM\_APITABLE[3]. ROM\_I2CSlaveIntStatusEx is a function pointer located at ROM\_I2CTABLE[27].

# **Parameters:**

ulBase is the base address of the I2C Slave module.

**bMasked** is false if the raw interrupt status is requested and true if the masked interrupt status is requested.

### **Description:**

This returns the interrupt status for the I2C Slave module. Either the raw interrupt status or the status of interrupts that are allowed to reflect to the processor can be returned.

#### **Returns:**

Returns the current interrupt status, enumerated as a bit field of values described in ROM\_I2CSIaveIntEnableEx().

# 12.2.1.28 ROM\_I2CSIaveStatus

Gets the I2C Slave module status

#### Prototype:

```
unsigned long
ROM_I2CSlaveStatus(unsigned long ulBase)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2CTABLE is an array of pointers located at ROM\_APITABLE[3]. ROM\_I2CSlaveStatus is a function pointer located at ROM\_I2CTABLE[21].

### Parameters:

ulBase is the base address of the I2C Slave module.

#### **Description:**

This function will return the action requested from a master, if any. Possible values are:

- I2C\_SLAVE\_ACT\_NONE
- I2C\_SLAVE\_ACT\_RREQ
- I2C\_SLAVE\_ACT\_TREQ
- I2C\_SLAVE\_ACT\_RREQ\_FBR

#### **Returns:**

Returns I2C\_SLAVE\_ACT\_NONE to indicate that no action has been requested of the I2C Slave module, I2C\_SLAVE\_ACT\_RREQ to indicate that an I2C master has sent data to the I2C Slave module, I2C\_SLAVE\_ACT\_TREQ to indicate that an I2C master has requested that the I2C Slave module send data, and I2C\_SLAVE\_ACT\_RREQ\_FBR to indicate that an I2C master has sent data to the I2C slave and the first byte following the slave's own address has been received.

# 12.2.1.29 ROM UpdateI2C

Starts an update over the I2C0 interface.

#### Prototype:

```
void
ROM_UpdateI2C(void)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2CTABLE is an array of pointers located at ROM\_APITABLE[3]. ROM\_UpdateI2C is a function pointer located at ROM\_I2CTABLE[24].

# **Description:**

Calling this function commences an update of the firmware via the I2C0 interface. This function assumes that the I2C0 interface has already been configured and is currently operational. The I2C0 slave is used for data transfer, and the I2C0 master is used to monitor bus busy conditions (therefore, both must be enabled).

# **Returns:**

Never returns.

# 13 Inter-IC Sound (I2S)

Introduction	141
Functions	142

# 13.1 Introduction

The I2S API provides functions to use the I2S peripheral in the Stellaris microcontroller. The I2S peripheral provides an interface for serial transfer of variable sized data samples, typically for audio or analog applications. The I2S peripheral automatically handles left and right channels in audio data.

The I2S peripheral contains two modules, one for transmit and one for receive. These two modules can be independently configured for clock time base and data format.

Some features of the I2S peripheral are:

- independently configurable transmit and receive modules
- 8 sample pair FIFOs
- adjustable FIFO service request levels
- interrupt on FIFO service request or error
- DMA interface
- adjustable time base for clocking
- clock slave or master
- left justified, right justified, and I2S format modes
- adjustable sample data size
- adjustable wire word size
- single or dual channel (stereo/mono)

The I2S peripheral contains a transmit and receive module, which are generally the same in terms of configuration. Use ROM\_I2SRxConfigSet() or ROM\_I2STxConfigSet() to configure the receive or transmit module format and mode. Once configured, the transmit or receive module must be enabled using ROM\_I2STxEnable() or ROM\_I2SRxEnable(). The module can be later disabled with ROM\_I2STxDisable() or ROM\_I2SRxDisable().

If you want to use interrupts or DMA to service the I2S FIFO, then the FIFO trigger level must be set using ROM\_I2SRxFIFOLimitSet() or ROM\_I2STxFIFOLimitSet().

Use the function ROM\_I2STxDataPut() to write data to the I2S transmit FIFO. This function will block until there is space in the FIFO. To avoid blocking, use the function ROM\_I2STxDataPutNonBlocking() instead. Likewise, the functions ROM\_I2SRxDataGet() and ROM\_I2SRxDataGetNonBlocking() are used to read data from the receive FIFO.

There are several functions that can be used to query the status of the I2S peripheral. The functions ROM\_I2SRxFIFOLevelGet() and ROM\_I2STxFIFOLevelGet() can be used to read the number of samples in the receive or transmit FIFO.

There is a master clock that is used to derive the serial bit clock (SCLK) and the left-right word clock (LRCLK) timings. The master clock can be sourced from the microcontroller's internal PLL or from an external pin. The master clock source is configured with the function ROM\_I2SMasterClockSelect(). This function will configure both the transmit and receive module. If the internal PLL is used, then the master clock rate must be set using ROM\_SysCtll2SMClkSet().

Interrupts for the transmit and receive modules are configured together since there is one interrupt for both. Interrupts are enabled or disabled using ROM\_I2SIntEnable() and ROM\_I2SIntDisable(). The interrupt status can be read using ROM\_I2SIntStatus() from within the interrupt handler, or non-interrupt code. When in the interrupt handler, the pending interrupts must be cleared using ROM\_I2SIntClear().

# 13.2 Functions

# **Functions**

- void ROM\_I2SIntClear (unsigned long ulBase, unsigned long ulIntFlags)
- void ROM\_I2SIntDisable (unsigned long ulBase, unsigned long ulIntFlags)
- void ROM\_I2SIntEnable (unsigned long ulBase, unsigned long ulIntFlags)
- unsigned long ROM\_I2SIntStatus (unsigned long ulBase, tBoolean bMasked)
- void ROM\_I2SMasterClockSelect (unsigned long ulBase, unsigned long ulMClock)
- void ROM\_I2SRxConfigSet (unsigned long ulBase, unsigned long ulConfig)
- void ROM\_I2SRxDataGet (unsigned long ulBase, unsigned long \*pulData)
- long ROM\_I2SRxDataGetNonBlocking (unsigned long ulBase, unsigned long \*pulData)
- void ROM\_I2SRxDisable (unsigned long ulBase)
- void ROM\_I2SRxEnable (unsigned long ulBase)
- unsigned long ROM\_I2SRxFIFOLevelGet (unsigned long ulBase)
- unsigned long ROM\_I2SRxFIFOLimitGet (unsigned long ulBase)
- void ROM\_I2SRxFIFOLimitSet (unsigned long ulBase, unsigned long ulLevel)
- void ROM\_I2STxConfigSet (unsigned long ulBase, unsigned long ulConfig)
- void ROM\_I2STxDataPut (unsigned long ulBase, unsigned long ulData)
- Iong ROM\_I2STxDataPutNonBlocking (unsigned long ulBase, unsigned long ulData)
- void ROM\_I2STxDisable (unsigned long ulBase)
- void ROM\_I2STxEnable (unsigned long ulBase)
- unsigned long ROM\_I2STxFIFOLevelGet (unsigned long ulBase)
- unsigned long ROM\_I2STxFIFOLimitGet (unsigned long ulBase)
- void ROM\_I2STxFIFOLimitSet (unsigned long ulBase, unsigned long ulLevel)
- void ROM\_I2STxRxConfigSet (unsigned long ulBase, unsigned long ulConfig)
- void ROM\_I2STxRxDisable (unsigned long ulBase)
- void ROM\_I2STxRxEnable (unsigned long ulBase)

# 13.2.1 Function Documentation

13.2.1.1 ROM\_I2SIntClear

Clears pending I2S interrupt sources.

### Prototype:

### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2STABLE is an array of pointers located at ROM\_APITABLE[22]. ROM\_I2SIntClear is a function pointer located at ROM\_I2STABLE[23].

#### Parameters:

*ulBase* is the I2S module base address. *ulIntFlags* is a bit mask of the interrupt sources to be cleared.

#### Description:

This function clears the specified pending I2S interrupts. This must be done in the interrupt handler to keep the handler from being called again immediately upon exit. The *ullnt-Flags* parameter can be the logical OR of any of the following values: I2S\_INT\_RXERR, I2S\_INT\_RXREQ, I2S\_INT\_TXERR, or I2S\_INT\_TXREQ.

#### Note:

Because there is a write buffer in the Cortex-M3 processor, it may take several clock cycles before the interrupt source is actually cleared. Therefore, it is recommended that the interrupt source be cleared early in the interrupt handler (as opposed to the very last action) to avoid returning from the interrupt handler before the interrupt source is actually cleared. Failure to do so may result in the interrupt handler being immediately reentered (because the interrupt controller still sees the interrupt source asserted).

#### Returns:

Returns None.

# 13.2.1.2 ROM\_I2SIntDisable

Disables I2S interrupt sources.

# Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2STABLE is an array of pointers located at ROM\_APITABLE[22]. ROM\_I2SIntDisable is a function pointer located at ROM\_I2STABLE[22].

#### Parameters:

*ulBase* is the I2S module base address. *ulIntFlags* is a bit mask of the interrupt sources to be disabled.

### **Description:**

This function disables the specified I2S sources for interrupt generation. The *ullntFlags* parameter can be the logical OR of any of the following values: I2S\_INT\_RXERR, I2S\_INT\_RXREQ, I2S\_INT\_TXERR, or I2S\_INT\_TXREQ.

Returns:

Returns None.

# 13.2.1.3 ROM\_I2SIntEnable

Enables I2S interrupt sources.

# **Prototype:**

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2STABLE is an array of pointers located at ROM\_APITABLE[22]. ROM\_I2SIntEnable is a function pointer located at ROM\_I2STABLE[21].

# Parameters:

*ulBase* is the I2S module base address.

ulintFlags is a bit mask of the interrupt sources to be enabled.

#### **Description:**

This function enables the specified I2S sources to generate interrupts. The *ullntFlags* parameter can be the logical OR of any of the following values:

- I2S\_INT\_RXERR for receive errors
- I2S\_INT\_RXREQ for receive FIFO service requests
- I2S\_INT\_TXERR for transmit errors
- I2S\_INT\_TXREQ for transmit FIFO service requests

# **Returns:**

Returns None.

# 13.2.1.4 ROM\_I2SIntStatus

Gets the I2S interrupt status.

# **Prototype:**

```
unsigned long
ROM_I2SIntStatus(unsigned long ulBase,
tBoolean bMasked)
```

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2STABLE is an array of pointers located at ROM\_APITABLE[22]. ROM\_I2SIntStatus is a function pointer located at ROM\_I2STABLE[0].

#### **Parameters:**

*ulBase* is the I2S module base address. *bMasked* is set **true** to get the masked interrupt status, or **false** to get the raw interrupt status.
#### **Description:**

This function returns the I2S interrupt status. It can return either the raw or masked interrupt status.

### **Returns:**

Returns the masked or raw I2S interrupt status, as a bit field of any of the following values: I2S\_INT\_RXERR, I2S\_INT\_RXREQ, I2S\_INT\_TXERR, or I2S\_INT\_TXREQ

## 13.2.1.5 ROM\_I2SMasterClockSelect

Selects the source of the master clock, internal or external.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2STABLE is an array of pointers located at ROM\_APITABLE[22]. ROM\_I2SMasterClockSelect is a function pointer located at ROM\_I2STABLE[20].

#### Parameters:

*ulBase* is the I2S module base address. *ulMClock* is the logical OR of the master clock configuration choices.

#### **Description:**

This function selects whether the master clock is sourced from the device internal PLL, or comes from an external pin. The I2S serial bit clock (SCLK) and left-right word clock (LRCLK) are derived from the I2S master clock. The transmit and receive modules can be configured independently. The *ulMClock* parameter is chosen from the following:

- one of I2S\_TX\_MCLK\_EXT or I2S\_TX\_MCLK\_INT
- one of I2S\_RX\_MCLK\_EXT or I2S\_RX\_MCLK\_INT

#### **Returns:**

Returns None.

## 13.2.1.6 ROM\_I2SRxConfigSet

Configures the I2S receive module.

## Prototype:

#### **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.
ROM_I2STABLE is an array of pointers located at ROM_APITABLE[22].
ROM_I2SRxConfigSet is a function pointer located at ROM_I2STABLE[13].
```

## Parameters:

ulBase is the I2S module base address.

*ulConfig* is the logical OR of the configuration options.

## **Description:**

This function is used to configure the options for the I2S receive channel. The parameter *ulConfig* is the logical OR of the following options:

- I2S\_CONFIG\_FORMAT\_I2S for standard I2S format, I2S\_CONFIG\_FORMAT\_LEFT\_JUST for left justified format, or I2S\_CONFIG\_FORMAT\_RIGHT\_JUST for right justified format.
- I2S\_CONFIG\_SCLK\_INVERT to invert the polarity of the serial bit clock.
- I2S\_CONFIG\_MODE\_DUAL for dual channel stereo, I2S\_CONFIG\_MODE\_COMPACT\_16 for 16-bit compact stereo mode, I2S\_CONFIG\_MODE\_COMPACT\_8 for 8-bit compact stereo mode, or I2S\_CONFIG\_MODE\_MONO for single channel mono format.
- I2S\_CONFIG\_CLK\_MASTER or I2S\_CONFIG\_CLK\_SLAVE to select whether the I2S receiver is the clock master or slave.
- I2S\_CONFIG\_SAMPLE\_SIZE\_32, \_24, \_20, \_16, or \_8 to select the number of bits per sample.
- I2S\_CONFIG\_WIRE\_SIZE\_32, \_24, \_20, \_16, or \_8 to select the number of bits per word that are transferred on the data line.

## Returns:

None.

## 13.2.1.7 ROM\_I2SRxDataGet

Reads data samples from the I2S receive FIFO with blocking.

## Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2STABLE is an array of pointers located at ROM\_APITABLE[22]. ROM\_I2SRxDataGet is a function pointer located at ROM\_I2STABLE[11].

## Parameters:

ulBase is the I2S module base address.

*pulData* points to storage for the returned I2S sample data.

## **Description:**

This function reads a single channel sample or combined left-right samples from the I2S receive FIFO. The format of the sample is determined by the configuration that was used with the function ROM\_I2SRxConfigSet(). If the receive mode is I2S\_MODE\_DUAL\_STEREO then the returned value contains either the left or right sample. The left and right sample alternate with each read from the FIFO, left sample first. If the receive mode is I2S\_MODE\_COMPACT\_STEREO\_16 or I2S\_MODE\_COMPACT\_STEREO\_8, then the returned data contains both the left and right samples. If the receive mode is I2S\_MODE\_SINGLE\_MONO then the returned data contains the single channel sample. For the compact modes, both the left and right samples are read at the same time. If 16-bit compact mode is used, then the least significant 16 bits contain the left sample, and the most significant 16 bits contain the right sample. If 8-bit compact mode is used, then the lower 8 bits contain the left sample, and the next 8 bits contain the right sample, with the upper 16 bits unused.

If there is no data in the receive FIFO, then this function will wait in a polling loop until data is available.

#### Returns:

None.

## 13.2.1.8 ROM\_I2SRxDataGetNonBlocking

Reads data samples from the I2S receive FIFO without blocking.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2STABLE is an array of pointers located at ROM\_APITABLE[22]. ROM\_I2SRxDataGetNonBlocking is a function pointer located at ROM\_I2STABLE[12].

#### Parameters:

*ulBase* is the I2S module base address.

*pulData* points to storage for the returned I2S sample data.

#### Description:

This function reads a single channel sample or combined left-right samples from the I2S receive FIFO. The format of the sample is determined by the configuration that was used with the function ROM\_I2SRxConfigSet(). If the receive mode is I2S\_MODE\_DUAL\_STEREO then the received data contains either the left or right sample. The left and right sample alternate with each read from the FIFO, left sample first. If the receive mode is I2S\_MODE\_COMPACT\_STEREO\_16 or I2S\_MODE\_COMPACT\_STEREO\_8, then the received data contains both the left and right samples. If the receive mode is I2S\_MODE\_SINGLE\_MONO then the received data contains the single channel sample.

For the compact modes, both the left and right samples are read at the same time. If 16-bit compact mode is used, then the least significant 16 bits contain the left sample, and the most significant 16 bits contain the right sample. If 8-bit compact mode is used, then the lower 8 bits contain the left sample, and the next 8 bits contain the right sample, with the upper 16 bits unused.

If there is no data in the receive FIFO, then this function will return immediately without reading any data from the FIFO.

#### **Returns:**

The number of elements read from the I2S receive FIFO (1 or 0).

## 13.2.1.9 ROM\_I2SRxDisable

Disables the I2S receive module for operation.

#### Prototype:

void
ROM\_I2SRxDisable(unsigned long ulBase)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2STABLE is an array of pointers located at ROM\_APITABLE[22]. ROM\_I2SRxDisable is a function pointer located at ROM\_I2STABLE[10].

#### Parameters:

ulBase is the I2S module base address.

#### **Description:**

This function disables the receive module for operation. The module should be disabled before configuration. When the module is disabled, no data will be clocked in regardless of the signals on the I2S interface.

#### **Returns:**

None.

## 13.2.1.10 ROM\_I2SRxEnable

Enables the I2S receive module for operation.

#### Prototype:

void
ROM\_I2SRxEnable(unsigned long ulBase)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2STABLE is an array of pointers located at ROM\_APITABLE[22]. ROM\_I2SRxEnable is a function pointer located at ROM\_I2STABLE[9].

#### Parameters:

ulBase is the I2S module base address.

#### **Description:**

This function enables the receive module for operation. The module should be enabled after configuration. When the module is disabled, no data will be clocked in regardless of the signals on the I2S interface.

#### Returns:

None.

## 13.2.1.11 ROM\_I2SRxFIFOLevelGet

Gets the number of samples in the receive FIFO.

#### Prototype:

```
unsigned long
ROM_I2SRxFIFOLevelGet(unsigned long ulBase)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2STABLE is an array of pointers located at ROM\_APITABLE[22]. ROM\_I2SRxFIFOLevelGet is a function pointer located at ROM\_I2STABLE[16].

#### Parameters:

ulBase is the I2S module base address.

#### **Description:**

This function is used to get the number of samples in the receive FIFO. For the purposes of measuring the FIFO level, a left-right sample pair counts as 2, whether the mode is dual or compact stereo. When mono mode is used, internally the mono sample is still treated as a sample pair, so a single mono sample counts as 2. Since the FIFO always deals with sample pairs, normally the level will be an even number from 0 to 16. If dual stereo mode is used and only the left sample has been read without reading the matching right sample, then the FIFO level will be an odd value. If the FIFO level is odd, it indicates a left-right sample mismatch.

#### **Returns:**

Returns the number of samples in the transmit FIFO, which will normally be an even number.

## 13.2.1.12 ROM\_I2SRxFIFOLimitGet

Gets the current setting of the FIFO service request level.

#### Prototype:

unsigned long
ROM\_I2SRxFIFOLimitGet(unsigned long ulBase)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2STABLE is an array of pointers located at ROM\_APITABLE[22]. ROM\_I2SRxFIFOLimitGet is a function pointer located at ROM\_I2STABLE[15].

#### Parameters:

ulBase is the I2S module base address.

## **Description:**

This function is used to get the value of the receive FIFO service request level. This value is set using the ROM\_I2SRxFIFOLimitSet() function.

#### **Returns:**

Returns the current value of the FIFO service request limit.

## 13.2.1.13 ROM\_I2SRxFIFOLimitSet

Sets the FIFO level at which a service request is generated.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2STABLE is an array of pointers located at ROM\_APITABLE[22]. ROM\_I2SRxFIFOLimitSet is a function pointer located at ROM\_I2STABLE[14].

#### **Parameters:**

*ulBase* is the I2S module base address. *ulLevel* is the FIFO service request limit.

#### **Description:**

This function is used to set the receive FIFO fullness level at which a service request will occur. The service request is used to generate an interrupt or a DMA transfer request. The receive FIFO will generate a service request when the number of items in the FIFO is greater than the level specified in the *ulLevel* parameter. For example, if *ulLevel* is 4, then a service request will be generated when there are more than 4 samples available in the receive FIFO.

For the purposes of counting the FIFO level, a left-right sample pair counts as 2, whether the mode is dual or compact stereo. When mono mode is used, internally the mono sample is still treated as a sample pair, so a single mono sample counts as 2. Since the FIFO always deals with sample pairs, the level must be an even number from 0 to 16. The minimum value is 0, which will cause a service request when there is any data available in the FIFO. The maximum value is 16, which disables the service request (because there cannot be more than 16 items in the FIFO).

#### **Returns:**

None.

## 13.2.1.14 ROM\_I2STxConfigSet

Configures the I2S transmit module.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2STABLE is an array of pointers located at ROM\_APITABLE[22]. ROM\_I2STxConfigSet is a function pointer located at ROM\_I2STABLE[5].

#### Parameters:

*ulBase* is the I2S module base address. *ulConfig* is the logical OR of the configuration options.

#### **Description:**

This function is used to configure the options for the I2S transmit channel. The parameter *ulConfig* is the logical OR of the following options:

- I2S\_CONFIG\_FORMAT\_I2S for standard I2S format, I2S\_CONFIG\_FORMAT\_LEFT\_JUST for left justified format, or I2S\_CONFIG\_FORMAT\_RIGHT\_JUST for right justified format.
- I2S\_CONFIG\_SCLK\_INVERT to invert the polarity of the serial bit clock.
- I2S\_CONFIG\_MODE\_DUAL for dual channel stereo, I2S\_CONFIG\_MODE\_COMPACT\_16 for 16-bit compact stereo mode, I2S\_CONFIG\_MODE\_COMPACT\_8 for 8-bit compact stereo mode, or I2S\_CONFIG\_MODE\_MONO for single channel mono format.
- I2S\_CONFIG\_CLK\_MASTER or I2S\_CONFIG\_CLK\_SLAVE to select whether the I2S transmitter is the clock master or slave.
- I2S\_CONFIG\_SAMPLE\_SIZE\_32, \_24, \_20, \_16, or \_8 to select the number of bits per sample.
- I2S\_CONFIG\_WIRE\_SIZE\_32, \_24, \_20, \_16, or \_8 to select the number of bits per word that are transferred on the data line.
- I2S\_CONFIG\_EMPTY\_ZERO or I2S\_CONFIG\_EMPTY\_REPEAT to select whether the module transmits zeroes or repeats the last sample when the FIFO is empty.

#### **Returns:**

None.

## 13.2.1.15 ROM\_I2STxDataPut

Writes data samples to the I2S transmit FIFO with blocking.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2STABLE is an array of pointers located at ROM\_APITABLE[22]. ROM\_I2STxDataPut is a function pointer located at ROM\_I2STABLE[3].

#### Parameters:

*ulBase* is the I2S module base address. *ulData* is the single or dual channel I2S data.

#### **Description:**

This function writes a single channel sample or combined left-right samples to the I2S transmit FIFO. The format of the sample is determined by the configuration that was used with the function ROM\_I2STxConfigSet(). If the transmit mode is I2S\_MODE\_DUAL\_STEREO then the *ulData* parameter contains either the left or right sample. The left and right sample alternate with each write to the FIFO, left sample first. If the transmit mode is I2S\_MODE\_COMPACT\_STEREO\_16 or I2S\_MODE\_COMPACT\_STEREO\_8, then the *ulData* parameter contains both the left and right samples. If the transmit mode is I2S\_MODE\_SINGLE\_MONO then the *ulData* parameter contains the single channel sample.

For the compact modes, both the left and right samples are written at the same time. If 16-bit compact mode is used, then the least significant 16 bits contain the left sample, and the most significant 16 bits contain the right sample. If 8-bit compact mode is used, then the lower 8 bits contain the left sample, and the next 8 bits contain the right sample, with the upper 16 bits unused.

If there is no room in the transmit FIFO, then this function will wait in a polling loop until the data can be written.

#### **Returns:**

None.

## 13.2.1.16 ROM\_I2STxDataPutNonBlocking

Writes data samples to the I2S transmit FIFO without blocking.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2STABLE is an array of pointers located at ROM\_APITABLE[22]. ROM\_I2STxDataPutNonBlocking is a function pointer located at ROM\_I2STABLE[4].

#### Parameters:

ulBase is the I2S module base address.

ulData is the single or dual channel I2S data.

#### **Description:**

This function writes a single channel sample or combined left-right samples to the I2S transmit FIFO. The format of the sample is determined by the configuration that was used with the function ROM\_I2STxConfigSet(). If the transmit mode is I2S\_MODE\_DUAL\_STEREO then the *ulData* parameter contains either the left or right sample. The left and right sample alternate with each write to the FIFO, left sample first. If the transmit mode is I2S\_MODE\_COMPACT\_STEREO\_16 or I2S\_MODE\_COMPACT\_STEREO\_8, then the *ulData* parameter contains both the left and right samples. If the transmit mode is I2S\_MODE\_SINGLE\_MONO then the *ulData* parameter contains the single channel sample.

For the compact modes, both the left and right samples are written at the same time. If 16-bit compact mode is used, then the least significant 16 bits contain the left sample, and the most significant 16 bits contain the right sample. If 8-bit compact mode is used, then the lower 8 bits contain the left sample, and the next 8 bits contain the right sample, with the upper 16 bits unused.

If there is no room in the transmit FIFO, then this function will return immediately without writing any data to the FIFO.

#### **Returns:**

The number of elements written to the I2S transmit FIFO (1 or 0).

## 13.2.1.17 ROM\_I2STxDisable

Disables the I2S transmit module for operation.

#### Prototype:

```
void
ROM_I2STxDisable(unsigned long ulBase)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2STABLE is an array of pointers located at ROM\_APITABLE[22]. ROM\_I2STxDisable is a function pointer located at ROM\_I2STABLE[2].

### Parameters:

ulBase is the I2S module base address.

#### **Description:**

This function disables the transmit module for operation. The module should be disabled before configuration. When the module is disabled, no data or clocks will be generated on the I2S signals.

#### **Returns:**

None.

## 13.2.1.18 ROM\_I2STxEnable

Enables the I2S transmit module for operation.

#### Prototype:

```
void
ROM_I2STxEnable(unsigned long ulBase)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2STABLE is an array of pointers located at ROM\_APITABLE[22]. ROM\_I2STxEnable is a function pointer located at ROM\_I2STABLE[1].

#### **Parameters:**

ulBase is the I2S module base address.

#### **Description:**

This function enables the transmit module for operation. The module should be enabled after configuration. When the module is disabled, no data or clocks will be generated on the I2S signals.

#### **Returns:**

None.

## 13.2.1.19 ROM\_I2STxFIFOLevelGet

Gets the number of samples in the transmit FIFO.

#### Prototype:

```
unsigned long
ROM_I2STxFIFOLevelGet(unsigned long ulBase)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2STABLE is an array of pointers located at ROM\_APITABLE[22]. ROM\_I2STxFIFOLevelGet is a function pointer located at ROM\_I2STABLE[8].

#### Parameters:

ulBase is the I2S module base address.

#### **Description:**

This function is used to get the number of samples in the transmit FIFO. For the purposes of measuring the FIFO level, a left-right sample pair counts as 2, whether the mode is dual or compact stereo. When mono mode is used, internally the mono sample is still treated as a sample pair, so a single mono sample counts as 2. Since the FIFO always deals with sample pairs, normally the level will be an even number from 0 to 16. If dual stereo mode is used and only the left sample has been written without the matching right sample, then the FIFO level will be an odd value. If the FIFO level is odd, it indicates a left-right sample mismatch.

#### **Returns:**

Returns the number of samples in the transmit FIFO, which will normally be an even number.

## 13.2.1.20 ROM\_I2STxFIFOLimitGet

Gets the current setting of the FIFO service request level.

#### Prototype:

unsigned long
ROM\_I2STxFIFOLimitGet(unsigned long ulBase)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2STABLE is an array of pointers located at ROM\_APITABLE[22]. ROM\_I2STxFIFOLimitGet is a function pointer located at ROM\_I2STABLE[7].

#### Parameters:

ulBase is the I2S module base address.

#### **Description:**

This function is used to get the value of the transmit FIFO service request level. This value is set using the ROM\_I2STxFIFOLimitSet() function.

#### Returns:

Returns the current value of the FIFO service request limit.

## 13.2.1.21 ROM\_I2STxFIFOLimitSet

Sets the FIFO level at which a service request is generated.

## Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2STABLE is an array of pointers located at ROM\_APITABLE[22]. ROM\_I2STxFIFOLimitSet is a function pointer located at ROM\_I2STABLE[6].

#### Parameters:

*ulBase* is the I2S module base address. *ulLevel* is the FIFO service request limit.

#### **Description:**

This function is used to set the transmit FIFO fullness level at which a service request will occur. The service request is used to generate an interrupt or a DMA transfer request. The transmit FIFO will generate a service request when the number of items in the FIFO is less than the level specified in the *ulLevel* parameter. For example, if *ulLevel* is 8, then a service request will be generated when there are less than 8 samples remaining in the transmit FIFO.

For the purposes of counting the FIFO level, a left-right sample pair counts as 2, whether the mode is dual or compact stereo. When mono mode is used, internally the mono sample is still treated as a sample pair, so a single mono sample counts as 2. Since the FIFO always deals with sample pairs, the level must be an even number from 0 to 16. The maximum value is 16, which will cause a service request when there is any room in the FIFO. The minimum value is 0, which disables the service request.

#### **Returns:**

None.

## 13.2.1.22 ROM\_I2STxRxConfigSet

Configures the I2S transmit and receive modules.

## Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_I2STABLE is an array of pointers located at ROM\_APITABLE[22]. ROM\_I2STxRxConfigSet is a function pointer located at ROM\_I2STABLE[19].

#### **Parameters:**

*ulBase* is the I2S module base address. *ulConfig* is the logical OR of the configuration options.

#### **Description:**

This function is used to configure the options for the I2S transmit and receive channels with identical parameters. The parameter *ulConfig* is the logical OR of the following options:

- I2S\_CONFIG\_FORMAT\_I2S for standard I2S format, I2S\_CONFIG\_FORMAT\_LEFT\_JUST for left justified format, or I2S\_CONFIG\_FORMAT\_RIGHT\_JUST for right justified format.
- I2S\_CONFIG\_SCLK\_INVERT to invert the polarity of the serial bit clock.

- I2S\_CONFIG\_MODE\_DUAL for dual channel stereo, I2S\_CONFIG\_MODE\_COMPACT\_16 for 16-bit compact stereo mode, I2S\_CONFIG\_MODE\_COMPACT\_8 for 8-bit compact stereo mode, or I2S\_CONFIG\_MODE\_MONO for single channel mono format.
- I2S\_CONFIG\_CLK\_MASTER or I2S\_CONFIG\_CLK\_SLAVE to select whether the I2S transmitter is the clock master or slave.
- I2S\_CONFIG\_SAMPLE\_SIZE\_32, \_24, \_20, \_16, or \_8 to select the number of bits per sample.
- I2S\_CONFIG\_WIRE\_SIZE\_32, \_24, \_20, \_16, or \_8 to select the number of bits per word that are transferred on the data line.
- I2S\_CONFIG\_EMPTY\_ZERO or I2S\_CONFIG\_EMPTY\_REPEAT to select whether the module transmits zeroes or repeats the last sample when the FIFO is empty.

#### Returns:

None.

## 13.2.1.23 ROM\_I2STxRxDisable

Disables the I2S transmit and receive modules.

#### Prototype:

```
void
ROM_I2STxRxDisable(unsigned long ulBase)
```

#### **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.
ROM_I2STABLE is an array of pointers located at ROM_APITABLE[22].
ROM_I2STxRxDisable is a function pointer located at ROM_I2STABLE[18].
```

#### **Parameters:**

ulBase is the I2S module base address.

#### **Description:**

This function simultaneously disables the transmit and receive modules. When the module is disabled, no data or clocks will be generated on the I2S signals.

#### **Returns:**

None.

## 13.2.1.24 ROM\_I2STxRxEnable

Enables the I2S transmit and receive modules for operation.

#### Prototype:

```
void
ROM_I2STxRxEnable(unsigned long ulBase)
```

#### **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.
ROM_I2STABLE is an array of pointers located at ROM_APITABLE[22].
ROM_I2STxRxEnable is a function pointer located at ROM_I2STABLE[17].
```

## Parameters:

ulBase is the I2S module base address.

### **Description:**

This function simultaneously enables the transmit and receive modules for operation, providing a synchronized SCLK and LRCLK. The module should be enabled after configuration. When the module is disabled, no data or clocks will be generated on the I2S signals.

## **Returns:**

None.

Inter-IC Sound (I2S)

# 14 Interrupt Controller (NVIC)

ntroduction	.159
unctions	.159

# 14.1 Introduction

The interrupt controller API provides a set of functions for dealing with the Nested Vectored Interrupt Controller (NVIC). Functions are provided to enable and disable interrupts, register interrupt handlers, and set the priority of interrupts.

The NVIC provides global interrupt masking, prioritization, and handler dispatching. This version of the Stellaris family supports thirty-two interrupt sources and eight priority levels. Individual interrupt sources can be masked, and the processor interrupt can be globally masked as well (without affecting the individual source masks).

The NVIC is tightly coupled with the Cortex-M3 microprocessor. When the processor responds to an interrupt, NVIC will supply the address of the function to handle the interrupt directly to the processor. This eliminates the need for a global interrupt handler that queries the interrupt controller to determine the cause of the interrupt and branch to the appropriate handler, reducing interrupt response time.

The interrupt prioritization in the NVIC allows higher priority interrupts to be handled before lower priority interrupts, as well as allowing preemption of lower priority interrupt handlers by higher priority interrupts. Again, this helps reduce interrupt response time (for example, a 1 ms system control interrupt is not held off by the execution of a lower priority 1 second housekeeping interrupt handler).

Sub-prioritization is also possible; instead of having N bits of preemptable prioritization, NVIC can be configured (via software) for N - M bits of preemptable prioritization and M bits of subpriority. In this scheme, two interrupts with the same preemptable prioritization but different subpriorities will not cause a preemption; tail chaining will instead be used to process the two interrupts back-to-back.

If two interrupts with the same priority (and subpriority if so configured) are asserted at the same time, the one with the lower interrupt number will be processed first. NVIC keeps track of the nesting of interrupt handlers, allowing the processor to return from interrupt context only once all nested and pending interrupts have been handled.

# 14.2 Functions

## Functions

- void ROM\_IntDisable (unsigned long ulInterrupt)
- void ROM\_IntEnable (unsigned long ulInterrupt)
- tBoolean ROM\_IntMasterDisable (void)
- tBoolean ROM\_IntMasterEnable (void)
- void ROM\_IntPendClear (unsigned long ulInterrupt)
- void ROM\_IntPendSet (unsigned long ulInterrupt)

- Iong ROM\_IntPriorityGet (unsigned long ulInterrupt)
- unsigned long ROM\_IntPriorityGroupingGet (void)
- void ROM\_IntPriorityGroupingSet (unsigned long ulBits)
- unsigned long ROM\_IntPriorityMaskGet (void)
- void ROM\_IntPriorityMaskSet (unsigned long ulPriorityMask)
- void ROM\_IntPrioritySet (unsigned long ulInterrupt, unsigned char ucPriority)

## 14.2.1 Function Documentation

## 14.2.1.1 ROM\_IntDisable

Disables an interrupt.

#### Prototype:

void
ROM\_IntDisable(unsigned long ulInterrupt)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_INTERRUPTTABLE is an array of pointers located at ROM\_APITABLE[14]. ROM\_IntDisable is a function pointer located at ROM\_INTERRUPTTABLE[3].

#### Parameters:

ulinterrupt specifies the interrupt to be disabled.

#### **Description:**

The specified interrupt is disabled in the interrupt controller. Other enables for the interrupt (such as at the peripheral level) are unaffected by this function.

#### Returns:

None.

## 14.2.1.2 ROM\_IntEnable

Enables an interrupt.

#### Prototype:

void

ROM\_IntEnable(unsigned long ulInterrupt)

#### ROM Location:

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_INTERRUPTTABLE is an array of pointers located at ROM\_APITABLE[14]. ROM\_IntEnable is a function pointer located at ROM\_INTERRUPTTABLE[0].

#### Parameters:

*ulinterrupt* specifies the interrupt to be enabled.

#### **Description:**

The specified interrupt is enabled in the interrupt controller. Other enables for the interrupt (such as at the peripheral level) are unaffected by this function.

Returns:

None.

## 14.2.1.3 ROM\_IntMasterDisable

Disables the processor interrupt.

## Prototype:

```
tBoolean
ROM_IntMasterDisable(void)
```

## **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.
ROM_INTERRUPTTABLE is an array of pointers located at ROM_APITABLE[14].
ROM_IntMasterDisable is a function pointer located at ROM_INTERRUPTTABLE[2].
```

## **Description:**

Prevents the processor from receiving interrupts. This does not affect the set of interrupts enabled in the interrupt controller; it just gates the single interrupt from the controller to the processor.

#### **Returns:**

Returns **true** if interrupts were already disabled when the function was called or **false** if they were initially enabled.

## 14.2.1.4 ROM\_IntMasterEnable

Enables the processor interrupt.

## Prototype:

```
tBoolean
ROM_IntMasterEnable(void)
```

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_INTERRUPTTABLE is an array of pointers located at ROM\_APITABLE[14]. ROM\_IntMasterEnable is a function pointer located at ROM\_INTERRUPTTABLE[1].

#### **Description:**

Allows the processor to respond to interrupts. This does not affect the set of interrupts enabled in the interrupt controller; it just gates the single interrupt from the controller to the processor.

#### **Returns:**

Returns **true** if interrupts were disabled when the function was called or **false** if they were initially enabled.

## 14.2.1.5 ROM\_IntPendClear

Unpends an interrupt.

#### Prototype:

```
void
ROM_IntPendClear(unsigned long ulInterrupt)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_INTERRUPTTABLE is an array of pointers located at ROM\_APITABLE[14]. ROM\_IntPendClear is a function pointer located at ROM\_INTERRUPTTABLE[9].

#### Parameters:

*ulinterrupt* specifies the interrupt to be unpended.

#### **Description:**

The specified interrupt is unpended in the interrupt controller. This will cause any previously generated interrupts that have not been handled yet (due to higher priority interrupts or the interrupt no having been enabled yet) to be discarded.

#### **Returns:**

None.

## 14.2.1.6 ROM\_IntPendSet

Pends an interrupt.

#### Prototype:

void
ROM\_IntPendSet(unsigned long ulInterrupt)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_INTERRUPTTABLE is an array of pointers located at ROM\_APITABLE[14]. ROM\_IntPendSet is a function pointer located at ROM\_INTERRUPTTABLE[8].

#### Parameters:

ulinterrupt specifies the interrupt to be pended.

#### **Description:**

The specified interrupt is pended in the interrupt controller. This will cause the interrupt controller to execute the corresponding interrupt handler at the next available time, based on the current interrupt state priorities. For example, if called by a higher priority interrupt handler, the specified interrupt handler will not be called until after the current interrupt handler has completed execution. The interrupt must have been enabled for it to be called.

#### Returns:

None.

## 14.2.1.7 ROM\_IntPriorityGet

Gets the priority of an interrupt.

#### Prototype:

```
long
ROM_IntPriorityGet(unsigned long ulInterrupt)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_INTERRUPTTABLE is an array of pointers located at ROM\_APITABLE[14]. ROM\_IntPriorityGet is a function pointer located at ROM\_INTERRUPTTABLE[7].

## Parameters:

ulinterrupt specifies the interrupt in question.

#### **Description:**

This function gets the priority of an interrupt. See ROM\_IntPrioritySet() for a definition of the priority value.

#### **Returns:**

Returns the interrupt priority, or -1 if an invalid interrupt was specified.

## 14.2.1.8 ROM\_IntPriorityGroupingGet

Gets the priority grouping of the interrupt controller.

#### Prototype:

```
unsigned long
ROM_IntPriorityGroupingGet(void)
```

## **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.

ROM_INTERRUPTTABLE is an array of pointers located at ROM_APITABLE[14].

ROM_INTPriorityGroupingGet is a function pointer located at

ROM_INTERRUPTTABLE[5].
```

#### **Description:**

This function returns the split between preemptable priority levels and subpriority levels in the interrupt priority specification.

#### **Returns:**

The number of bits of preemptable priority.

## 14.2.1.9 ROM\_IntPriorityGroupingSet

Sets the priority grouping of the interrupt controller.

## Prototype:

void
ROM\_IntPriorityGroupingSet(unsigned long ulBits)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_INTERRUPTTABLE is an array of pointers located at ROM\_APITABLE[14]. ROM\_IntPriorityGroupingSet is a function pointer located at ROM\_INTERRUPTTABLE[4].

#### Parameters:

ulBits specifies the number of bits of preemptable priority.

#### **Description:**

This function specifies the split between preemptable priority levels and subpriority levels in the interrupt priority specification. The range of the grouping values are dependent upon the hardware implementation; on the Stellaris family, three bits are available for hardware interrupt prioritization and therefore priority grouping values of three through seven have the same effect.

#### **Returns:**

None.

## 14.2.1.10 ROM\_IntPriorityMaskGet

Gets the priority masking level

#### Prototype:

```
unsigned long
ROM_IntPriorityMaskGet(void)
```

#### **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.
ROM_INTERRUPTTABLE is an array of pointers located at ROM_APITABLE[14].
ROM_IntPriorityMaskGet is a function pointer located at ROM_INTERRUPTTABLE[11].
```

#### **Description:**

This function gets the current setting of the interrupt priority masking level. The value returned is the priority level such that all interrupts of that and lesser priority are masked. A value of 0 means that priority masking is disabled.

Smaller numbers correspond to higher interrupt priorities. So for example a priority level mask of 4 will allow interrupts of priority level 0-3, and interrupts with a numerical priority of 4 and greater will be blocked.

The hardware priority mechanism will only look at the upper N bits of the priority level (where N is 3 for the Stellaris family), so any prioritization must be performed in those bits.

#### **Returns:**

Returns the value of the interrupt priority level mask.

## 14.2.1.11 ROM\_IntPriorityMaskSet

Sets the priority masking level

#### Prototype:

```
void
ROM_IntPriorityMaskSet(unsigned long ulPriorityMask)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_INTERRUPTTABLE is an array of pointers located at ROM\_APITABLE[14]. ROM\_IntPriorityMaskSet is a function pointer located at ROM\_INTERRUPTTABLE[10].

#### Parameters:

ulPriorityMask is the priority level that will be masked.

#### **Description:**

This function sets the interrupt priority masking level so that all interrupts at the specified or lesser priority level is masked. This can be used to globally disable a set of interrupts with priority below a predetermined threshold. A value of 0 disables priority masking.

Smaller numbers correspond to higher interrupt priorities. So for example a priority level mask of 4 will allow interrupts of priority level 0-3, and interrupts with a numerical priority of 4 and greater will be blocked.

The hardware priority mechanism will only look at the upper N bits of the priority level (where N is 3 for the Stellaris family), so any prioritization must be performed in those bits.

#### **Returns:**

None.

## 14.2.1.12 ROM\_IntPrioritySet

Sets the priority of an interrupt.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_INTERRUPTTABLE is an array of pointers located at ROM\_APITABLE[14]. ROM\_IntPrioritySet is a function pointer located at ROM\_INTERRUPTTABLE[6].

#### Parameters:

*ullnterrupt* specifies the interrupt in question. *ucPriority* specifies the priority of the interrupt.

#### **Description:**

This function is used to set the priority of an interrupt. When multiple interrupts are asserted simultaneously, the ones with the highest priority are processed before the lower priority interrupts. Smaller numbers correspond to higher interrupt priorities; priority 0 is the highest interrupt priority.

The hardware priority mechanism will only look at the upper N bits of the priority level (where N is 3 for the Stellaris family), so any prioritization must be performed in those bits. The remaining bits can be used to sub-prioritize the interrupt sources, and may be used by the hardware priority mechanism on a future part. This arrangement allows priorities to migrate to different NVIC implementations without changing the gross prioritization of the interrupts.

#### **Returns:**

None.

# **15 Memory Protection Unit (MPU)**

Introduction	167
Functions	168

# 15.1 Introduction

The Memory Protection Unit (MPU) API provides functions to configure the MPU. The MPU is tightly coupled to the Cortex-M3 processor core and provides a means to establish access permissions on regions of memory.

Up to eight memory regions can be defined. Each region has a base address and a size. The size is specified as a power of 2 between 32 bytes and 4 GB, inclusive. The region's base address must be aligned to the size of the region. Each region also has access permissions. Code execution can be allowed or disallowed for a region. A region can be set for read-only access, read/write access, or no access for both privileged and user modes. This can be used to set up an environment where only kernel or system code can access certain hardware registers or sections of code.

The MPU creates 8 sub-regions within each region. Any sub-region or combination of sub-regions can be disabled, allowing creation of "holes" or complex overlaying regions with different permissions. The sub-regions can also be used to create an unaligned beginning or ending of a region by disabling one or more of the leading or trailing sub-regions.

Once the regions are defined and the MPU is enabled, any access violation of a region will cause a memory management fault, and the fault handler will be activated.

Generally, the memory protection regions should be defined before enabling the MPU. The regions can be configured by calling ROM\_MPURegionSet() once for each region to be configured.

A region that is defined by ROM\_MPURegionSet() can be initially enabled or disabled. If the region is not initially enabled, it can be enabled later by calling ROM\_MPURegionEnable(). An enabled region can be disabled by calling ROM\_MPURegionDisable(). When a region is disabled, its configuration is preserved as long as it is not overwritten. In this case it can be enabled again with ROM\_MPURegionEnable() without the need to reconfigure the region.

Care must be taken when setting up a protection region using ROM\_MPURegionSet(). The function will write to multiple registers and is not protected from interrupts. Therefore, it is possible that an interrupt which accesses a region may occur while that region is in the process of being changed. The safest way to protect against this is to make sure that a region is always disabled before making any changes. Otherwise, it is up to the caller to ensure that ROM\_MPURegionSet() is always called from within code that cannot be interrupted, or from code that will not be affected if an interrupt occurs while the region attributes are being changed.

The attributes of a region that has already been programmed can be retrieved and saved using the ROM\_MPURegionGet() function. This function is intended to save the attributes in a format that can be used later to reload the region using the ROM\_MPURegionSet() function. Note that the enable state of the region is saved with the attributes and will take effect when the region is reloaded.

When one or more regions are defined, the MPU can be enabled by calling ROM\_MPUEnable(). This turns on the MPU and also defines the behavior in privileged mode and in the Hard Fault and NMI fault handlers. The MPU can be configured so that when in privileged mode and no regions are

enabled, a default memory map is applied. If this feature is not enabled, then a memory management fault is generated if the MPU is enabled and no regions are configured and enabled. The MPU can also be set to use a default memory map when in the Hard Fault or NMI handlers, instead of using the configured regions. All of these features are selected when calling ROM\_MPUEnable(). When the MPU is enabled, it can be disabled by calling ROM\_MPUDisable().

# 15.2 Functions

## **Functions**

- void ROM\_MPUDisable (void)
- void ROM\_MPUEnable (unsigned long ulMPUConfig)
- unsigned long ROM\_MPURegionCountGet (void)
- void ROM\_MPURegionDisable (unsigned long ulRegion)
- void ROM\_MPURegionEnable (unsigned long ulRegion)
- void ROM\_MPURegionGet (unsigned long ulRegion, unsigned long \*pulAddr, unsigned long \*pulFlags)
- void ROM\_MPURegionSet (unsigned long ulRegion, unsigned long ulAddr, unsigned long ulFlags)

## 15.2.1 Function Documentation

## 15.2.1.1 ROM\_MPUDisable

Disables the MPU for use.

## Prototype:

```
void
ROM_MPUDisable(void)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_MPUTABLE is an array of pointers located at ROM\_APITABLE[20]. ROM\_MPUDisable is a function pointer located at ROM\_MPUTABLE[1].

#### **Description:**

This function disables the Cortex-M3 memory protection unit. When the MPU is disabled, the default memory map is used and memory management faults are not generated.

#### **Returns:**

None.

## 15.2.1.2 ROM\_MPUEnable

Enables and configures the MPU for use.

#### Prototype:

```
void
ROM_MPUEnable(unsigned long ulMPUConfig)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_MPUTABLE is an array of pointers located at ROM\_APITABLE[20]. ROM\_MPUEnable is a function pointer located at ROM\_MPUTABLE[0].

### Parameters:

ulMPUConfig is the logical OR of the possible configurations.

## **Description:**

This function enables the Cortex-M3 memory protection unit. It also configures the default behavior when in privileged mode and while handling a hard fault or NMI. Prior to enabling the MPU, at least one region must be set by calling ROM\_MPURegionSet() or else by enabling the default region for privileged mode by passing the **MPU\_CONFIG\_PRIV\_DEFAULT** flag to ROM\_MPUEnable(). Once the MPU is enabled, a memory management fault will be generated for any memory access violations.

The ulMPUConfig parameter should be the logical OR of any of the following:

- MPU\_CONFIG\_PRIV\_DEFAULT enables the default memory map when in privileged mode and when no other regions are defined. If this option is not enabled, then there must be at least one valid region already defined when the MPU is enabled.
- MPU\_CONFIG\_HARDFLT\_NMI enables the MPU while in a hard fault or NMI exception handler. If this option is not enabled, then the MPU is disabled while in one of these exception handlers and the default memory map is applied.
- MPU\_CONFIG\_NONE chooses none of the above options. In this case, no default memory map is provided in privileged mode, and the MPU will not be enabled in the fault handlers.

#### Returns:

None.

## 15.2.1.3 ROM\_MPURegionCountGet

Gets the count of regions supported by the MPU.

#### Prototype:

```
unsigned long
ROM_MPURegionCountGet(void)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_MPUTABLE is an array of pointers located at ROM\_APITABLE[20]. ROM\_MPURegionCountGet is a function pointer located at ROM\_MPUTABLE[2].

#### **Description:**

This function is used to get the number of regions that are supported by the MPU. This is the total number that are supported, including regions that are already programmed.

#### **Returns:**

The number of memory protection regions that are available for programming using ROM\_MPURegionSet().

## 15.2.1.4 ROM\_MPURegionDisable

Disables a specific region.

#### Prototype:

void
ROM\_MPURegionDisable(unsigned long ulRegion)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_MPUTABLE is an array of pointers located at ROM\_APITABLE[20]. ROM\_MPURegionDisable is a function pointer located at ROM\_MPUTABLE[4].

#### Parameters:

ulRegion is the region number to disable.

#### **Description:**

This function is used to disable a previously enabled memory protection region. The region will remain configured if it is not overwritten with another call to ROM\_MPURegionSet(), and can be enabled again by calling ROM\_MPURegionEnable().

#### **Returns:**

None.

## 15.2.1.5 ROM\_MPURegionEnable

Enables a specific region.

#### Prototype:

void
ROM\_MPURegionEnable(unsigned long ulRegion)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_MPUTABLE is an array of pointers located at ROM\_APITABLE[20]. ROM\_MPURegionEnable is a function pointer located at ROM\_MPUTABLE[3].

#### Parameters:

ulRegion is the region number to enable.

#### **Description:**

This function is used to enable a memory protection region. The region should already be set up with the ROM\_MPURegionSet() function. Once enabled, the memory protection rules of the region will be applied and access violations will cause a memory management fault.

#### **Returns:**

None.

## 15.2.1.6 ROM\_MPURegionGet

Gets the current settings for a specific region.

## Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_MPUTABLE is an array of pointers located at ROM\_APITABLE[20]. ROM\_MPURegionGet is a function pointer located at ROM\_MPUTABLE[6].

#### Parameters:

*ulRegion* is the region number to get.

*pulAddr* points to storage for the base address of the region.

pulFlags points to the attribute flags for the region.

#### **Description:**

This function retrieves the configuration of a specific region. The meanings and format of the parameters is the same as that of the ROM\_MPURegionSet() function.

This function can be used to save the configuration of a region for later use with the ROM\_MPURegionSet() function. The region's enable state will be preserved in the attributes that are saved.

### **Returns:**

None.

## 15.2.1.7 ROM\_MPURegionSet

Sets up the access rules for a specific region.

## Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_MPUTABLE is an array of pointers located at ROM\_APITABLE[20]. ROM\_MPURegionSet is a function pointer located at ROM\_MPUTABLE[5].

#### Parameters:

ulRegion is the region number to set up.

**ulAddr** is the base address of the region. It must be aligned according to the size of the region specified in ulFlags.

ulFlags is a set of flags to define the attributes of the region.

### **Description:**

This function sets up the protection rules for a region. The region has a base address and a set of attributes including the size, which must be a power of 2. The base address parameter, *ulAddr*, must be aligned according to the size.

The *ulFlags* parameter is the logical OR of all of the attributes of the region. It is a combination of choices for region size, execute permission, read/write permissions, disabled sub-regions, and a flag to determine if the region is enabled.

The size flag determines the size of a region, and must be one of the following:

- MPU\_RGN\_SIZE\_32B
- MPU\_RGN\_SIZE\_64B
- MPU\_RGN\_SIZE\_128B
- MPU\_RGN\_SIZE\_256B
- MPU\_RGN\_SIZE\_512B
- MPU\_RGN\_SIZE\_1K
- MPU\_RGN\_SIZE\_2K
- MPU\_RGN\_SIZE\_4K
- MPU\_RGN\_SIZE\_8K
- MPU\_RGN\_SIZE\_16K
- MPU\_RGN\_SIZE\_32K
- MPU\_RGN\_SIZE\_64K
- MPU\_RGN\_SIZE\_128K
- MPU\_RGN\_SIZE\_256K
- MPU\_RGN\_SIZE\_512K
- MPU\_RGN\_SIZE\_1M
- MPU\_RGN\_SIZE\_2M
- MPU\_RGN\_SIZE\_4M
- MPU\_RGN\_SIZE\_8M
- MPU\_RGN\_SIZE\_16M
- MPU\_RGN\_SIZE\_32M
- MPU\_RGN\_SIZE\_64M
- MPU\_RGN\_SIZE\_128M
- MPU RGN SIZE 256M
- MPU RGN SIZE 512M
- MPU RGN SIZE 1G
- MPU RGN SIZE 2G
- MPU\_RGN\_SIZE\_4G

The execute permission flag must be one of the following:

- MPU\_RGN\_PERM\_EXEC enables the region for execution of code
- MPU\_RGN\_PERM\_NOEXEC disables the region for execution of code

The read/write access permissions are applied separately for the privileged and user modes. The read/write access flags must be one of the following:

- MPU\_RGN\_PERM\_PRV\_NO\_USR\_NO no access in privileged or user mode
- MPU\_RGN\_PERM\_PRV\_RW\_USR\_NO privileged read/write, user no access
- MPU\_RGN\_PERM\_PRV\_RW\_USR\_RO privileged read/write, user read-only

- MPU\_RGN\_PERM\_PRV\_RW\_USR\_RW privileged read/write, user read/write
- MPU\_RGN\_PERM\_PRV\_RO\_USR\_NO privileged read-only, user no access
- MPU RGN PERM PRV RO USR RO privileged read-only, user read-only

The region is automatically divided into 8 equally-sized sub-regions by the MPU. Sub-regions can only be used in regions of size 256 bytes or larger. Any of these 8 sub-regions can be disabled. This allows for creation of "holes" in a region which can be left open, or overlaid by another region with different attributes. Any of the 8 sub-regions can be disabled with a logical OR of any of the following flags:

- MPU\_SUB\_RGN\_DISABLE\_0
- MPU\_SUB\_RGN\_DISABLE\_1
- MPU\_SUB\_RGN\_DISABLE\_2
- MPU SUB RGN DISABLE 3
- MPU SUB RGN DISABLE 4
- MPU SUB RGN DISABLE 5
- MPU SUB RGN DISABLE 6
- MPU\_SUB\_RGN\_DISABLE\_7

Finally, the region can be initially enabled or disabled with one of the following flags:

- MPU\_RGN\_ENABLE
- MPU\_RGN\_DISABLE

As an example, to set a region with the following attributes: size of 32 KB, execution enabled, read-only for both privileged and user, one sub-region disabled, and initially enabled; the *ulFlags* parameter would have the following value:

```
(MPU_RG_SIZE_32K | MPU_RGN_PERM_EXEC | MPU_RGN_PERM_PRV_RO_USR_RO | MPU_SUB_RGN_DISABLE_2 | MPU_RGN_ENABLE)
```

#### Note:

This function will write to multiple registers and is not protected from interrupts. It is possible that an interrupt which accesses a region may occur while that region is in the process of being changed. The safest way to handle this is to disable a region before changing it. Refer to the discussion of this in the API Detailed Description section.

#### **Returns:**

None.

# 16 Pulse Width Modulator (PWM)

# 16.1 Introduction

The PWM module provides up to four instances of a PWM generator block, and an output control block. Each generator block has two PWM output signals, which can be operated independently, or as a pair of signals with dead band delays inserted. Each generator block also has an interrupt output and a trigger output. The control block determines the polarity of the PWM signals, and which signals are passed through to the pins.

Some of the features of the PWM module are:

- Up to four generator blocks, each containing:
  - One 16-bit down or up/down counter
  - Two comparators
  - PWM generator
  - Dead band generator
- Control block
  - PWM output enable
  - Output polarity control
  - Synchronization
  - Fault handling
  - · Interrupt status

When discussing the various components of the PWM module, the following conventions are used:

- The four generator blocks are called **Gen0**, **Gen1**, **Gen2**, and **Gen3**.
- The two PWM output signals associated with each generator block are called **OutA** and **OutB**.
- The eight output signals are called PWM0, PWM1, PWM2, PWM3, PWM4, PWM5, PWM6, and PWM7.
- PWM0 and PWM1 are associated with Gen0, PWM2 and PWM3 are associated with Gen1, PWM4 and PWM5 are associated with Gen2, and PWM6 and PWM7 are associated with Gen3.

Also, as a simplifying assumption for this API, comparator A for each generator block is used exclusively to adjust the pulse width of the even numbered PWM outputs (**PWM0**, **PWM2**, **PWM4**, and **PWM6**). In addition, comparator B is used exclusively for the odd numbered PWM outputs (**PWM1**, **PWM3**, **PWM5**, and **PWM7**).

# 16.2 Functions

## **Functions**

■ void ROM\_PWMDeadBandDisable (unsigned long ulBase, unsigned long ulGen)

- void ROM\_PWMDeadBandEnable (unsigned long ulBase, unsigned long ulGen, unsigned short usRise, unsigned short usFall)
- void ROM\_PWMFaultIntClear (unsigned long ulBase)
- void ROM\_PWMFaultIntClearExt (unsigned long ulBase, unsigned long ulFaultInts)
- void ROM\_PWMGenConfigure (unsigned long ulBase, unsigned long ulGen, unsigned long ulConfig)
- void ROM\_PWMGenDisable (unsigned long ulBase, unsigned long ulGen)
- void ROM\_PWMGenEnable (unsigned long ulBase, unsigned long ulGen)
- void ROM\_PWMGenFaultClear (unsigned long ulBase, unsigned long ulGen, unsigned long ulGroup, unsigned long ulFaultTriggers)
- void ROM\_PWMGenFaultConfigure (unsigned long ulBase, unsigned long ulGen, unsigned long ulMinFaultPeriod, unsigned long ulFaultSenses)
- unsigned long ROM\_PWMGenFaultStatus (unsigned long ulBase, unsigned long ulGen, unsigned long ulGroup)
- unsigned long ROM\_PWMGenFaultTriggerGet (unsigned long ulBase, unsigned long ulGen, unsigned long ulGroup)
- void ROM\_PWMGenFaultTriggerSet (unsigned long ulBase, unsigned long ulGen, unsigned long ulGroup, unsigned long ulFaultTriggers)
- void ROM\_PWMGenIntClear (unsigned long ulBase, unsigned long ulGen, unsigned long ulInts)
- unsigned long ROM\_PWMGenIntStatus (unsigned long ulBase, unsigned long ulGen, tBoolean bMasked)
- void ROM\_PWMGenIntTrigDisable (unsigned long ulBase, unsigned long ulGen, unsigned long ulIntTrig)
- void ROM\_PWMGenIntTrigEnable (unsigned long ulBase, unsigned long ulGen, unsigned long ulIntTrig)
- unsigned long ROM\_PWMGenPeriodGet (unsigned long ulBase, unsigned long ulGen)
- void ROM\_PWMGenPeriodSet (unsigned long ulBase, unsigned long ulGen, unsigned long ulPeriod)
- void ROM\_PWMIntDisable (unsigned long ulBase, unsigned long ulGenFault)
- void ROM\_PWMIntEnable (unsigned long ulBase, unsigned long ulGenFault)
- unsigned long ROM\_PWMIntStatus (unsigned long ulBase, tBoolean bMasked)
- void ROM\_PWMOutputFault (unsigned long ulBase, unsigned long ulPWMOutBits, tBoolean bFaultSuppress)
- void ROM\_PWMOutputFaultLevel (unsigned long ulBase, unsigned long ulPWMOutBits, tBoolean bDriveHigh)
- void ROM\_PWMOutputInvert (unsigned long ulBase, unsigned long ulPWMOutBits, tBoolean bInvert)
- void ROM\_PWMOutputState (unsigned long ulBase, unsigned long ulPWMOutBits, tBoolean bEnable)
- unsigned long ROM\_PWMPulseWidthGet (unsigned long ulBase, unsigned long ulPWMOut)
- void ROM\_PWMPulseWidthSet (unsigned long ulBase, unsigned long ulPWMOut, unsigned long ulWidth)
- void ROM\_PWMSyncTimeBase (unsigned long ulBase, unsigned long ulGenBits)
- void ROM\_PWMSyncUpdate (unsigned long ulBase, unsigned long ulGenBits)

## 16.2.1 Function Documentation

## 16.2.1.1 ROM\_PWMDeadBandDisable

Disables the PWM dead band output.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_PWMTABLE is an array of pointers located at ROM\_APITABLE[8]. ROM\_PWMDeadBandDisable is a function pointer located at ROM\_PWMTABLE[8].

#### Parameters:

ulBase is the base address of the PWM module.

```
ulGen is the PWM generator to modify. Must be one of PWM_GEN_0, PWM_GEN_1,
PWM_GEN_2, or PWM_GEN_3.
```

#### **Description:**

This function disables the dead band mode for the specified PWM generator. Doing so decouples the **OutA** and **OutB** signals.

#### Returns:

None.

## 16.2.1.2 ROM\_PWMDeadBandEnable

Enables the PWM dead band output, and sets the dead band delays.

## Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_PWMTABLE is an array of pointers located at ROM\_APITABLE[8]. ROM\_PWMDeadBandEnable is a function pointer located at ROM\_PWMTABLE[7].

#### **Parameters:**

ulBase is the base address of the PWM module.

ulGen is the PWM generator to modify. Must be one of PWM\_GEN\_0, PWM\_GEN\_1, PWM\_GEN\_2, or PWM\_GEN\_3.

usRise specifies the width of delay from the rising edge.

usFall specifies the width of delay from the falling edge.

#### **Description:**

This function sets the dead bands for the specified PWM generator, where the dead bands are defined as the number of **PWM** clock ticks from the rising or falling edge of the generator's **OutA** signal. Note that this function causes the coupling of **OutB** to **OutA**.

#### Returns:

None.

## 16.2.1.3 ROM\_PWMFaultIntClear

Clears the fault interrupt for a PWM module.

#### Prototype:

```
void
ROM_PWMFaultIntClear(unsigned long ulBase)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_PWMTABLE is an array of pointers located at ROM\_APITABLE[8]. ROM\_PWMFaultIntClear is a function pointer located at ROM\_PWMTABLE[20].

## **Parameters:**

ulBase is the base address of the PWM module.

#### **Description:**

Clears the fault interrupt by writing to the appropriate bit of the interrupt status register for the selected PWM module.

This function clears only the FAULT0 interrupt and is retained for backwards compatibility. It is recommended that ROM\_PWMFaultIntClearExt() be used instead since it supports all fault interrupts supported on devices with and without extended PWM fault handling support.

#### Note:

Because there is a write buffer in the Cortex-M3 processor, it may take several clock cycles before the interrupt source is actually cleared. Therefore, it is recommended that the interrupt source be cleared early in the interrupt handler (as opposed to the very last action) to avoid returning from the interrupt handler before the interrupt source is actually cleared. Failure to do so may result in the interrupt handler being immediately reentered (because the interrupt controller still sees the interrupt source asserted).

#### **Returns:**

None.

## 16.2.1.4 ROM\_PWMFaultIntClearExt

Clears the fault interrupt for a PWM module.

#### Prototype:

### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_PWMTABLE is an array of pointers located at ROM\_APITABLE[8]. ROM\_PWMFaultIntClearExt is a function pointer located at ROM\_PWMTABLE[23].

#### Parameters:

*ulBase* is the base address of the PWM module. *ulFaultInts* specifies the fault interrupts to clear.

#### **Description:**

Clears one or more fault interrupts by writing to the appropriate bit of the PWM interrupt status register. The parameter *ulFaultInts* must be the logical OR of any of **PWM\_INT\_FAULT0**, **PWM\_INT\_FAULT1**, **PWM\_INT\_FAULT2**, or **PWM\_INT\_FAULT3**.

When running on a device supporting extended PWM fault handling, the fault interrupts are derived by performing a logical OR of each of the configured fault trigger signals for a given generator. Therefore, these interrupts are not directly related to the four possible FAULTn inputs to the device but indicate that a fault has been signaled to one of the four possible PWM generators. On a device without extended PWM fault handling, the interrupt is directly related to the state of the single FAULT pin.

#### Note:

Because there is a write buffer in the Cortex-M3 processor, it may take several clock cycles before the interrupt source is actually cleared. Therefore, it is recommended that the interrupt source be cleared early in the interrupt handler (as opposed to the very last action) to avoid returning from the interrupt handler before the interrupt source is actually cleared. Failure to do so may result in the interrupt handler being immediately reentered (because the interrupt controller still sees the interrupt source asserted).

#### Returns:

None.

## 16.2.1.5 ROM\_PWMGenConfigure

Configures a PWM generator.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_PWMTABLE is an array of pointers located at ROM\_APITABLE[8]. ROM\_PWMGenConfigure is a function pointer located at ROM\_PWMTABLE[1].

#### Parameters:

ulBase is the base address of the PWM module.

*ulGen* is the PWM generator to configure. Must be one of PWM\_GEN\_0, PWM\_GEN\_1, PWM\_GEN\_2, or PWM\_GEN\_3.

*ulConfig* is the configuration for the PWM generator.

#### **Description:**

This function is used to set the mode of operation for a PWM generator. The counting mode, synchronization mode, and debug behavior are all configured. After configuration, the generator is left in the disabled state.

A PWM generator can count in two different modes: count down mode or count up/down mode. In count down mode, it will count from a value down to zero, and then reset to the preset value. This will produce left-aligned PWM signals (that is the rising edge of the two PWM signals produced by the generator will occur at the same time). In count up/down mode, it will count up from zero to the preset value, count back down to zero, and then repeat the process. This will produce center-aligned PWM signals (that is, the middle of the high/low period of the PWM signals produced by the generator will occur at the same time).

When the PWM generator parameters (period and pulse width) are modified, their affect on the output PWM signals can be delayed. In synchronous mode, the parameter updates are not applied until a synchronization event occurs. This allows multiple parameters to be modified and take affect simultaneously, instead of one at a time. Additionally, parameters to multiple PWM generators in synchronous mode can be updated simultaneously, allowing them to be treated as if they were a unified generator. In non-synchronous mode, the parameter updates are not delayed until a synchronization event. In either mode, the parameter updates only occur when the counter is at zero to help prevent oddly formed PWM signals during the update (that is, a PWM pulse that is too short or too long).

The PWM generator can either pause or continue running when the processor is stopped via the debugger. If configured to pause, it will continue to count until it reaches zero, at which point it will pause until the processor is restarted. If configured to continue running, it will keep counting as if nothing had happened.

The *ulConfig* parameter contains the desired configuration. It is the logical OR of the following:

- PWM\_GEN\_MODE\_DOWN or PWM\_GEN\_MODE\_UP\_DOWN to specify the counting mode
- PWM\_GEN\_MODE\_SYNC or PWM\_GEN\_MODE\_NO\_SYNC to specify the counter load and comparator update synchronization mode
- PWM\_GEN\_MODE\_DBG\_RUN or PWM\_GEN\_MODE\_DBG\_STOP to specify the debug behavior
- PWM\_GEN\_MODE\_GEN\_NO\_SYNC, PWM\_GEN\_MODE\_GEN\_SYNC\_LOCAL, or PWM\_GEN\_MODE\_GEN\_SYNC\_GLOBAL to specify the update synchronization mode for generator counting mode changes
- PWM\_GEN\_MODE\_DB\_NO\_SYNC, PWM\_GEN\_MODE\_DB\_SYNC\_LOCAL, or PWM\_GEN\_MODE\_DB\_SYNC\_GLOBAL to specify the deadband parameter synchronization mode
- PWM\_GEN\_MODE\_FAULT\_LATCHED or PWM\_GEN\_MODE\_FAULT\_UNLATCHED to specify whether fault conditions are latched or not
- PWM\_GEN\_MODE\_FAULT\_MINPER or PWM\_GEN\_MODE\_FAULT\_NO\_MINPER to specify whether minimum fault period support is required
- PWM\_GEN\_MODE\_FAULT\_EXT or PWM\_GEN\_MODE\_FAULT\_LEGACY to specify whether extended fault source selection support is enabled or not

Setting **PWM\_GEN\_MODE\_FAULT\_MINPER** allows an application to set the minimum duration of a PWM fault signal. Fault will be signaled for at least this time even if the external fault pin deasserts earlier. Care should be taken when using this mode since during the fault signal period, the fault interrupt from the PWM generator will remain asserted. The fault interrupt handler may, therefore, reenter immediately if it exits prior to expiration of the fault timer.
Note:

Changes to the counter mode will affect the period of the PWM signals produced. ROM\_PWMGenPeriodSet() and ROM\_PWMPulseWidthSet() should be called after any changes to the counter mode of a generator.

## Returns:

None.

## 16.2.1.6 ROM\_PWMGenDisable

Disables the timer/counter for a PWM generator block.

## Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_PWMTABLE is an array of pointers located at ROM\_APITABLE[8]. ROM\_PWMGenDisable is a function pointer located at ROM\_PWMTABLE[5].

## **Parameters:**

ulBase is the base address of the PWM module.

ulGen is the PWM generator to be disabled. Must be one of PWM\_GEN\_0, PWM\_GEN\_1, PWM\_GEN\_2, or PWM\_GEN\_3.

## **Description:**

This function blocks the PWM clock from driving the timer/counter for the specified generator block.

#### **Returns:**

None.

## 16.2.1.7 ROM\_PWMGenEnable

Enables the timer/counter for a PWM generator block.

## Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_PWMTABLE is an array of pointers located at ROM\_APITABLE[8]. ROM\_PWMGenEnable is a function pointer located at ROM\_PWMTABLE[4].

#### **Parameters:**

ulBase is the base address of the PWM module.

ulGen is the PWM generator to be enabled. Must be one of PWM\_GEN\_0, PWM\_GEN\_1, PWM\_GEN\_2, or PWM\_GEN\_3.

#### **Description:**

This function allows the PWM clock to drive the timer/counter for the specified generator block.

#### Returns:

None.

# 16.2.1.8 ROM\_PWMGenFaultClear

Clears one or more latched fault triggers for a given PWM generator.

## Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_PWMTABLE is an array of pointers located at ROM\_APITABLE[8]. ROM\_PWMGenFaultClear is a function pointer located at ROM\_PWMTABLE[28].

## Parameters:

ulBase is the base address of the PWM module.

- ulGen is the PWM generator whose fault trigger states are being queried. Must be one of PWM\_GEN\_0, PWM\_GEN\_1, PWM\_GEN\_2, or PWM\_GEN\_3.
- *ulGroup* indicates the subset of faults that are being queried. This must be **PWM\_FAULT\_GROUP\_0** or **PWM\_FAULT\_GROUP\_1**.

ulFaultTriggers is the set of fault triggers which are to be cleared.

#### **Description:**

This function allows an application to clear the fault triggers for a given PWM generator. This is only required if ROM\_PWMGenConfigure() has previously been called with flag **PWM\_GEN\_MODE\_LATCH\_FAULT** in parameter *ulConfig*.

#### Note:

This function is only available on devices supporting extended PWM fault handling.

## **Returns:**

None.

## 16.2.1.9 ROM\_PWMGenFaultConfigure

Configures the minimum fault period and fault pin senses for a given PWM generator.

## Prototype:

```
void
```

```
ROM_PWMGenFaultConfigure(unsigned long ulBase,
unsigned long ulGen,
unsigned long ulMinFaultPeriod,
unsigned long ulFaultSenses)
```

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_PWMTABLE is an array of pointers located at ROM\_APITABLE[8]. ROM\_PWMGenFaultConfigure is a function pointer located at ROM\_PWMTABLE[24].

## Parameters:

ulBase is the base address of the PWM module.

- ulGen is the PWM generator whose fault configuration is being set. Must be one of PWM\_GEN\_0, PWM\_GEN\_1, PWM\_GEN\_2, or PWM\_GEN\_3.
- ulMinFaultPeriod is the minimum fault active period expressed in PWM clock cycles.

ulFaultSenses indicates which sense of each FAULT input should be considered the "asserted" state. Valid values are logical OR combinations of PWM\_FAULTn\_SENSE\_HIGH and PWM\_FAULTn\_SENSE\_LOW.

## **Description:**

This function sets the minimum fault period for a given generator along with the sense of each of the 4 possible fault inputs. The minimum fault period is expressed in PWM clock cycles and takes effect only if ROM\_PWMGenConfigure() is called with flag **PWM\_GEN\_MODE\_FAULT\_PER** set in the *ulConfig* parameter. When a fault input is asserted, the minimum fault period timer ensures that it remains asserted for at least the number of clock cycles specified.

#### Note:

This function is only available on devices supporting extended PWM fault handling.

#### **Returns:**

None.

## 16.2.1.10 ROM\_PWMGenFaultStatus

Returns the current state of the fault triggers for a given PWM generator.

## Prototype:

```
unsigned long
ROM_PWMGenFaultStatus(unsigned long ulBase,
unsigned long ulGen,
unsigned long ulGroup)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_PWMTABLE is an array of pointers located at ROM\_APITABLE[8]. ROM\_PWMGenFaultStatus is a function pointer located at ROM\_PWMTABLE[27].

#### Parameters:

ulBase is the base address of the PWM module.

- ulGen is the PWM generator whose fault trigger states are being queried. Must be one of PWM\_GEN\_0, PWM\_GEN\_1, PWM\_GEN\_2, or PWM\_GEN\_3.
- *ulGroup* indicates the subset of faults that are being queried. This must be **PWM\_FAULT\_GROUP\_0** or **PWM\_FAULT\_GROUP\_1**.

This function allows an application to query the current state of each of the fault trigger inputs to a given PWM generator. The current state of each fault trigger input is returned unless ROM\_PWMGenConfigure() has previously been called with flag **PWM\_GEN\_MODE\_LATCH\_FAULT** in the *ulConfig* parameter in which case the returned status is the latched fault trigger status.

If latched faults are configured, the application must call ROM\_PWMGenFaultClear() to clear each trigger.

#### Note:

This function is only available on devices supporting extended PWM fault handling.

## **Returns:**

Returns the current state of the fault triggers for the given PWM generator. A set bit indicates that the associated trigger is active. For PWM\_FAULT\_GROUP\_0, the returned value will be a logical OR of PWM\_FAULT\_FAULT0, PWM\_FAULT\_FAULT1, PWM\_FAULT\_FAULT2, or PWM\_FAULT\_FAULT3. For PWM\_FAULT\_GROUP\_1, the return value will be the logical OR of PWM\_FAULT\_DCMP0, PWM\_FAULT\_DCMP1, PWM\_FAULT\_DCMP2, PWM\_FAULT\_DCMP3, PWM\_FAULT\_DCMP4, PWM\_FAULT\_DCMP5, PWM\_FAULT\_DCMP6, or PWM\_FAULT\_DCMP7.

## 16.2.1.11 ROM\_PWMGenFaultTriggerGet

Returns the set of fault triggers currently configured for a given PWM generator.

#### Prototype:

```
unsigned long
ROM_PWMGenFaultTriggerGet(unsigned long ulBase,
unsigned long ulGen,
unsigned long ulGroup)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_PWMTABLE is an array of pointers located at ROM\_APITABLE[8]. ROM\_PWMGenFaultTriggerGet is a function pointer located at ROM\_PWMTABLE[26].

#### Parameters:

ulBase is the base address of the PWM module.

ulGen is the PWM generator whose fault triggers are being queried. Must be one of PWM\_GEN\_0, PWM\_GEN\_1, PWM\_GEN\_2, or PWM\_GEN\_3.

*ulGroup* indicates the subset of faults that are being queried. This must be **PWM\_FAULT\_GROUP\_0** or **PWM\_FAULT\_GROUP\_1**.

## **Description:**

This function allows an application to query the current set of inputs that contribute towards the generation of a fault condition to a given PWM generator.

Note:

This function is only available on devices supporting extended PWM fault handling.

**Returns:** 

Returns the current fault triggers configured for the fault group provided. For **PWM FAULT GROUP 0**, the returned value will be a logical OR of **PWM FAULT FAULT0**, PWM FAULT FAULT1, **PWM FAULT FAULT2**, or **PWM FAULT FAULT3**. For **PWM\_FAULT\_GROUP\_1**, the return value will be the logical OR of **PWM\_FAULT\_DCMP0**, PWM FAULT DCMP1, PWM FAULT DCMP2, PWM FAULT DCMP3, PWM FAULT DCMP4, PWM\_FAULT\_DCMP5, PWM\_FAULT\_DCMP6, or PWM FAULT DCMP7.

# 16.2.1.12 ROM\_PWMGenFaultTriggerSet

Configures the set of fault triggers for a given PWM generator.

## Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_PWMTABLE is an array of pointers located at ROM\_APITABLE[8]. ROM\_PWMGenFaultTriggerSet is a function pointer located at ROM\_PWMTABLE[25].

#### Parameters:

ulBase is the base address of the PWM module.

- ulGen is the PWM generator whose fault triggers are being set. Must be one of PWM\_GEN\_0, PWM\_GEN\_1, PWM\_GEN\_2, or PWM\_GEN\_3.
- ulGroup indicates the subset of possible faults that are to be configured. This must be
  PWM\_FAULT\_GROUP\_0 or PWM\_FAULT\_GROUP\_1.

ulFaultTriggers defines the set of inputs that are to contribute towards generation of the fault signal to the given PWM generator. For PWM\_FAULT\_GROUP\_0, this will be the logical OR of PWM\_FAULT\_FAULT0, PWM\_FAULT\_FAULT1, PWM\_FAULT\_FAULT2, or PWM\_FAULT\_FAULT3. For PWM\_FAULT\_GROUP\_1, this will be the logical OR of PWM\_FAULT\_DCMP0, PWM\_FAULT\_DCMP1, PWM\_FAULT\_DCMP2, PWM\_FAULT\_DCMP3, PWM\_FAULT\_DCMP4, PWM\_FAULT\_DCMP5, PWM\_FAULT\_DCMP6, or PWM\_FAULT\_DCMP7.

#### **Description:**

This function allows selection of the set of fault inputs that will be combined to generate a fault condition to a given PWM generator. By default, all generators use only FAULT0 (for backwards compatibility) but if ROM\_PWMGenConfigure() is called with flag **PWM\_GEN\_MODE\_FAULT\_SRC** in the *ulConfig* parameter, extended fault handling is enabled and this function must be called to configure the fault triggers.

The fault signal to the PWM generator is generated by ORing together each of the signals whose inputs are specified in the *ulFaultTriggers* parameter after having adjusted the sense of each FAULTn input based on the configuration previously set using a call to ROM\_PWMGenFaultConfigure().

#### Note:

This function is only available on devices supporting extended PWM fault handling.

#### Returns:

None.

# 16.2.1.13 ROM\_PWMGenIntClear

Clears the specified interrupt(s) for the specified PWM generator block.

#### Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_PWMTABLE is an array of pointers located at ROM\_APITABLE[8]. ROM\_PWMGenIntClear is a function pointer located at ROM\_PWMTABLE[17].

#### Parameters:

ulBase is the base address of the PWM module.

ulGen is the PWM generator to query. Must be one of PWM\_GEN\_0, PWM\_GEN\_1, PWM\_GEN\_2, or PWM\_GEN\_3.

ulints specifies the interrupts to be cleared.

## **Description:**

Clears the specified interrupt(s) by writing a 1 to the specified bits of the interrupt status register for the specified PWM generator. The *ullnts* parameter is the logical OR of PWM\_INT\_CNT\_ZERO, PWM\_INT\_CNT\_LOAD, PWM\_INT\_CNT\_AU, PWM\_INT\_CNT\_AD, PWM\_INT\_CNT\_BU, or PWM\_INT\_CNT\_BD.

#### Note:

Because there is a write buffer in the Cortex-M3 processor, it may take several clock cycles before the interrupt source is actually cleared. Therefore, it is recommended that the interrupt source be cleared early in the interrupt handler (as opposed to the very last action) to avoid returning from the interrupt handler before the interrupt source is actually cleared. Failure to do so may result in the interrupt handler being immediately reentered (because the interrupt controller still sees the interrupt source asserted).

#### Returns:

None.

## 16.2.1.14 ROM\_PWMGenIntStatus

Gets interrupt status for the specified PWM generator block.

#### Prototype:

```
unsigned long
ROM_PWMGenIntStatus(unsigned long ulBase,
```

unsigned long ulGen, tBoolean bMasked)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_PWMTABLE is an array of pointers located at ROM\_APITABLE[8]. ROM\_PWMGenIntStatus is a function pointer located at ROM\_PWMTABLE[16].

#### Parameters:

ulBase is the base address of the PWM module.

ulGen is the PWM generator to query. Must be one of PWM\_GEN\_0, PWM\_GEN\_1, PWM\_GEN\_2, or PWM\_GEN\_3.

**bMasked** specifies whether masked or raw interrupt status is returned.

#### **Description:**

If *bMasked* is set as **true**, then the masked interrupt status is returned; otherwise, the raw interrupt status will be returned.

#### Returns:

Returns the contents of the interrupt status register, or the contents of the raw interrupt status register, for the specified PWM generator.

## 16.2.1.15 ROM\_PWMGenIntTrigDisable

Disables interrupts for the specified PWM generator block.

# Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_PWMTABLE is an array of pointers located at ROM\_APITABLE[8]. ROM\_PWMGenIntTrigDisable is a function pointer located at ROM\_PWMTABLE[15].

#### Parameters:

ulBase is the base address of the PWM module.

ulGen is the PWM generator to have interrupts and triggers disabled. Must be one of PWM\_GEN\_0, PWM\_GEN\_1, PWM\_GEN\_2, or PWM\_GEN\_3.

*ullntTrig* specifies the interrupts and triggers to be disabled.

## Description:

Masks the specified interrupt(s) and trigger(s) by clearing the specified bits of the interrupt/trigger enable register for the specified PWM generator. The *ullntTrig* parameter is the logical OR of PWM\_INT\_CNT\_ZERO, PWM\_INT\_CNT\_LOAD, PWM\_INT\_CNT\_AU, PWM\_INT\_CNT\_AD, PWM\_INT\_CNT\_BU, PWM\_INT\_CNT\_BD, PWM\_TR\_CNT\_ZERO, PWM\_TR\_CNT\_LOAD, PWM\_TR\_CNT\_AU, PWM\_TR\_CNT\_AD, PWM\_TR\_CNT\_BU, or PWM\_TR\_CNT\_BD.

#### **Returns:**

None.

# 16.2.1.16 ROM\_PWMGenIntTrigEnable

Enables interrupts and triggers for the specified PWM generator block.

## Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_PWMTABLE is an array of pointers located at ROM\_APITABLE[8]. ROM\_PWMGenIntTrigEnable is a function pointer located at ROM\_PWMTABLE[14].

## Parameters:

ulBase is the base address of the PWM module.

ulGen is the PWM generator to have interrupts and triggers enabled. Must be one of PWM\_GEN\_0, PWM\_GEN\_1, PWM\_GEN\_2, or PWM\_GEN\_3.

ullntTrig specifies the interrupts and triggers to be enabled.

## **Description:**

Unmasks the specified interrupt(s) and trigger(s) by setting the specified bits of the interrupt/trigger enable register for the specified PWM generator. The *ullntTrig* parameter is the logical OR of PWM\_INT\_CNT\_ZERO, PWM\_INT\_CNT\_LOAD, PWM\_INT\_CNT\_AU, PWM\_INT\_CNT\_AD, PWM\_INT\_CNT\_BU, PWM\_INT\_CNT\_BD, PWM\_TR\_CNT\_ZERO, PWM\_TR\_CNT\_LOAD, PWM\_TR\_CNT\_AU, PWM\_TR\_CNT\_AD, PWM\_TR\_CNT\_BU, or PWM\_TR\_CNT\_BD.

## **Returns:**

None.

# 16.2.1.17 ROM\_PWMGenPeriodGet

Gets the period of a PWM generator block.

## Prototype:

unsigned long ROM\_PWMGenPeriodGet(unsigned long ulBase, unsigned long ulGen)

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_PWMTABLE is an array of pointers located at ROM\_APITABLE[8]. ROM\_PWMGenPeriodGet is a function pointer located at ROM\_PWMTABLE[3].

#### Parameters:

ulBase is the base address of the PWM module.

ulGen is the PWM generator to query. Must be one of PWM\_GEN\_0, PWM\_GEN\_1, PWM\_GEN\_2, or PWM\_GEN\_3.

This function gets the period of the specified PWM generator block. The period of the generator block is defined as the number of PWM clock ticks between pulses on the generator block zero signal.

If the update of the counter for the specified PWM generator has yet to be completed, the value returned may not be the active period. The value returned is the programmed period, measured in PWM clock ticks.

#### Returns:

Returns the programmed period of the specified generator block in PWM clock ticks.

# 16.2.1.18 ROM\_PWMGenPeriodSet

Set the period of a PWM generator.

#### Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_PWMTABLE is an array of pointers located at ROM\_APITABLE[8]. ROM\_PWMGenPeriodSet is a function pointer located at ROM\_PWMTABLE[2].

## Parameters:

ulBase is the base address of the PWM module.

ulGen is the PWM generator to be modified. Must be one of PWM\_GEN\_0, PWM\_GEN\_1, PWM\_GEN\_2, or PWM\_GEN\_3.

ulPeriod specifies the period of PWM generator output, measured in clock ticks.

## **Description:**

This function sets the period of the specified PWM generator block, where the period of the generator block is defined as the number of PWM clock ticks between pulses on the generator block zero signal.

#### Note:

Any subsequent calls made to this function before an update occurs will cause the previous values to be overwritten.

## Returns:

None.

# 16.2.1.19 ROM\_PWMIntDisable

Disables generator and fault interrupts for a PWM module.

## Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_PWMTABLE is an array of pointers located at ROM\_APITABLE[8]. ROM\_PWMIntDisable is a function pointer located at ROM\_PWMTABLE[19].

## Parameters:

ulBase is the base address of the PWM module.

ulGenFault contains the interrupts to be disabled. Must be a logical OR of any of PWM\_INT\_GEN\_0, PWM\_INT\_GEN\_1, PWM\_INT\_GEN\_2, PWM\_INT\_GEN\_3, PWM\_INT\_FAULT0, PWM\_INT\_FAULT1, PWM\_INT\_FAULT2, or PWM\_INT\_FAULT3.

#### **Description:**

Masks the specified interrupt(s) by clearing the specified bits of the interrupt enable register for the selected PWM module.

## Returns:

None.

# 16.2.1.20 ROM\_PWMIntEnable

Enables generator and fault interrupts for a PWM module.

## Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_PWMTABLE is an array of pointers located at ROM\_APITABLE[8]. ROM\_PWMIntEnable is a function pointer located at ROM\_PWMTABLE[18].

#### **Parameters:**

ulBase is the base address of the PWM module.

ulGenFault contains the interrupts to be enabled. Must be a logical OR of any of PWM\_INT\_GEN\_0, PWM\_INT\_GEN\_1, PWM\_INT\_GEN\_2, PWM\_INT\_GEN\_3, PWM\_INT\_FAULT0, PWM\_INT\_FAULT1, PWM\_INT\_FAULT2, or PWM\_INT\_FAULT3.

#### **Description:**

Unmasks the specified interrupt(s) by setting the specified bits of the interrupt enable register for the selected PWM module.

## **Returns:**

None.

## 16.2.1.21 ROM\_PWMIntStatus

Gets the interrupt status for a PWM module.

## Prototype:

```
unsigned long
ROM_PWMIntStatus(unsigned long ulBase,
tBoolean bMasked)
```

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_PWMTABLE is an array of pointers located at ROM\_APITABLE[8]. ROM\_PWMIntStatus is a function pointer located at ROM\_PWMTABLE[21].

## Parameters:

*ulBase* is the base address of the PWM module. *bMasked* specifies whether masked or raw interrupt status is returned.

#### **Description:**

If *bMasked* is set as **true**, then the masked interrupt status is returned; otherwise, the raw interrupt status will be returned.

## Returns:

The current interrupt status, enumerated as a bit field of PWM\_INT\_GEN\_0, PWM\_INT\_GEN\_1, PWM\_INT\_GEN\_2, PWM\_INT\_GEN\_3, PWM\_INT\_FAULT0, PWM\_INT\_FAULT1, PWM\_INT\_FAULT2, and PWM\_INT\_FAULT3.

# 16.2.1.22 ROM\_PWMOutputFault

Specifies the state of PWM outputs in response to a fault condition.

## Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_PWMTABLE is an array of pointers located at ROM\_APITABLE[8]. ROM\_PWMOutputFault is a function pointer located at ROM\_PWMTABLE[13].

## Parameters:

ulBase is the base address of the PWM module.

- uIPWMOutBits are the PWM outputs to be modified. Must be the logical OR of any of PWM\_OUT\_0\_BIT, PWM\_OUT\_1\_BIT, PWM\_OUT\_2\_BIT, PWM\_OUT\_3\_BIT, PWM\_OUT\_4\_BIT, PWM\_OUT\_5\_BIT, PWM\_OUT\_6\_BIT, or PWM\_OUT\_7\_BIT.
- *bFaultSuppress* determines if the signal is suppressed or passed through during an active fault condition.

## **Description:**

This function sets the fault handling characteristics of the selected PWM outputs. The outputs are selected using the parameter *uIPWMOutBits*. The parameter *bFaultSuppress* determines the fault handling characteristics for the selected outputs. If *bFaultSuppress* is **true**, then the selected outputs will be made inactive. If *bFaultSuppress* is **false**, then the selected outputs are unaffected by the detected fault.

On devices supporting extended PWM fault handling, the state the affected output pins are driven to can be configured with ROM\_PWMOutputFaultLevel(). If not configured, or if the device does not support extended PWM fault handling, affected outputs will be driven low on a fault condition.

## **Returns:**

None.

# 16.2.1.23 ROM\_PWMOutputFaultLevel

Specifies the level of PWM outputs suppressed in response to a fault condition.

## Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_PWMTABLE is an array of pointers located at ROM\_APITABLE[8]. ROM\_PWMOutputFaultLevel is a function pointer located at ROM\_PWMTABLE[22].

## Parameters:

ulBase is the base address of the PWM module.

uIPWMOutBits are the PWM outputs to be modified. Must be the logical OR of any of PWM\_OUT\_0\_BIT, PWM\_OUT\_1\_BIT, PWM\_OUT\_2\_BIT, PWM\_OUT\_3\_BIT, PWM\_OUT\_4\_BIT, PWM\_OUT\_5\_BIT, PWM\_OUT\_6\_BIT, or PWM\_OUT\_7\_BIT.

**bDriveHigh** determines if the signal is driven high or low during an active fault condition.

## **Description:**

This function determines whether a PWM output pin that is suppressed in response to a fault condition will be driven high or low. The affected outputs are selected using the parameter *ulPWMOutBits*. The parameter *bDriveHigh* determines the output level for the pins identified by *ulPWMOutBits*. If *bDriveHigh* is **true** then the selected outputs will be driven high when a fault is detected. If it is *false*, the pins will be driven low.

In a fault condition, pins which have not been configured to be suppressed via a call to ROM\_PWMOutputFault() are unaffected by this function.

#### Note:

This function is available only on devices which support extended PWM fault handling.

#### **Returns:**

None.

## 16.2.1.24 ROM\_PWMOutputInvert

Selects the inversion mode for PWM outputs.

## Prototype:

void
ROM\_PWMOutputInvert(unsigned long ulBase,

```
unsigned long ulPWMOutBits,
tBoolean bInvert)
```

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_PWMTABLE is an array of pointers located at ROM\_APITABLE[8]. ROM\_PWMOutputInvert is a function pointer located at ROM\_PWMTABLE[12].

## Parameters:

ulBase is the base address of the PWM module.

uIPWMOutBits are the PWM outputs to be modified. Must be the logical OR of any of PWM\_OUT\_0\_BIT, PWM\_OUT\_1\_BIT, PWM\_OUT\_2\_BIT, PWM\_OUT\_3\_BIT, PWM\_OUT\_4\_BIT, PWM\_OUT\_5\_BIT, PWM\_OUT\_6\_BIT, or PWM\_OUT\_7\_BIT.

*blnvert* determines if the signal is inverted or passed through.

## **Description:**

This function is used to select the inversion mode for the selected PWM outputs. The outputs are selected using the parameter *ulPWMOutBits*. The parameter *blnvert* determines the inversion mode for the selected outputs. If *blnvert* is **true**, this function will cause the specified PWM output signals to be inverted, or made active low. If *blnvert* is **false**, the specified output will be passed through as is, or be made active high.

#### Returns:

None.

## 16.2.1.25 ROM\_PWMOutputState

Enables or disables PWM outputs.

#### Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_PWMTABLE is an array of pointers located at ROM\_APITABLE[8]. ROM\_PWMOutputState is a function pointer located at ROM\_PWMTABLE[11].

## Parameters:

ulBase is the base address of the PWM module.

uIPWMOutBits are the PWM outputs to be modified. Must be the logical OR of any of PWM\_OUT\_0\_BIT, PWM\_OUT\_1\_BIT, PWM\_OUT\_2\_BIT, PWM\_OUT\_3\_BIT, PWM\_OUT\_4\_BIT, PWM\_OUT\_5\_BIT, PWM\_OUT\_6\_BIT, or PWM\_OUT\_7\_BIT.
bEnable determines if the signal is enabled or disabled.

January 26, 2012

This function is used to enable or disable the selected PWM outputs. The outputs are selected using the parameter *uIPWMOutBits*. The parameter *bEnable* determines the state of the selected outputs. If *bEnable* is **true**, then the selected PWM outputs are enabled, or placed in the active state. If *bEnable* is **false**, then the selected outputs are disabled, or placed in the inactive state.

#### **Returns:**

None.

## 16.2.1.26 ROM\_PWMPulseWidthGet

Gets the pulse width of a PWM output.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_PWMTABLE is an array of pointers located at ROM\_APITABLE[8]. ROM\_PWMPulseWidthGet is a function pointer located at ROM\_PWMTABLE[6].

## Parameters:

ulBase is the base address of the PWM module.

uIPWMOut is the PWM output to query. Must be one of PWM\_OUT\_0, PWM\_OUT\_1, PWM\_OUT\_2, PWM\_OUT\_3, PWM\_OUT\_4, PWM\_OUT\_5, PWM\_OUT\_6, or PWM\_OUT\_7.

#### **Description:**

This function gets the currently programmed pulse width for the specified PWM output. If the update of the comparator for the specified output has yet to be completed, the value returned may not be the active pulse width. The value returned is the programmed pulse width, measured in PWM clock ticks.

#### **Returns:**

Returns the width of the pulse in PWM clock ticks.

## 16.2.1.27 ROM\_PWMPulseWidthSet

Sets the pulse width for the specified PWM output.

## Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_PWMTABLE is an array of pointers located at ROM\_APITABLE[8]. ROM\_PWMPulseWidthSet is a function pointer located at ROM\_PWMTABLE[0].

## Parameters:

ulBase is the base address of the PWM module.

uIPWMOut is the PWM output to modify. Must be one of PWM\_OUT\_0, PWM\_OUT\_1, PWM\_OUT\_2, PWM\_OUT\_3, PWM\_OUT\_4, PWM\_OUT\_5, PWM\_OUT\_6, or PWM\_OUT\_7.

*ulWidth* specifies the width of the positive portion of the pulse.

## **Description:**

This function sets the pulse width for the specified PWM output, where the pulse width is defined as the number of PWM clock ticks.

## Note:

Any subsequent calls made to this function before an update occurs will cause the previous values to be overwritten.

#### **Returns:**

None.

# 16.2.1.28 ROM\_PWMSyncTimeBase

Synchronizes the counters in one or multiple PWM generator blocks.

## Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_PWMTABLE is an array of pointers located at ROM\_APITABLE[8]. ROM\_PWMSyncTimeBase is a function pointer located at ROM\_PWMTABLE[10].

## Parameters:

ulBase is the base address of the PWM module.

ulGenBits are the PWM generator blocks to be synchronized. Must be the logical OR of any of PWM\_GEN\_0\_BIT, PWM\_GEN\_1\_BIT, PWM\_GEN\_2\_BIT, or PWM\_GEN\_3\_BIT.

#### **Description:**

For the selected PWM module, this function synchronizes the time base of the generator blocks by causing the specified generator counters to be reset to zero.

## Returns:

None.

# 16.2.1.29 ROM\_PWMSyncUpdate

Synchronizes all pending updates.

## Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_PWMTABLE is an array of pointers located at ROM\_APITABLE[8]. ROM\_PWMSyncUpdate is a function pointer located at ROM\_PWMTABLE[9].

## Parameters:

ulBase is the base address of the PWM module.

ulGenBits are the PWM generator blocks to be updated. Must be the logical OR of any of PWM\_GEN\_0\_BIT, PWM\_GEN\_1\_BIT, PWM\_GEN\_2\_BIT, or PWM\_GEN\_3\_BIT.

## **Description:**

For the selected PWM generators, this function causes all queued updates to the period or pulse width to be applied the next time the corresponding counter becomes zero.

## **Returns:**

None.

# 17 Quadrature Encoder (QEI)

# 17.1 Introduction

The quadrature encoder API provides a set of functions for dealing with the Quadrature Encoder with Index (QEI). Functions are provided to configure and read the position and velocity captures, register a QEI interrupt handler, and handle QEI interrupt masking/clearing.

The quadrature encoder module provides hardware encoding of the two channels and the index signal from a quadrature encoder device into an absolute or relative position. There is additional hardware for capturing a measure of the encoder velocity, which is simply a count of encoder pulses during a fixed time period; the number of pulses is directly proportional to the encoder speed. Note that the velocity capture can only operate when the position capture is enabled.

The QEI module supports two modes of operation: phase mode and clock/direction mode. In phase mode, the encoder produces two clocks that are 90 degrees out of phase; the edge relationship is used to determine the direction of rotation. In clock/direction mode, the encoder produces a clock signal to indicate steps and a direction signal to indicate the direction of rotation.

When in phase mode, edges on the first channel or edges on both channels can be counted; counting edges on both channels provides higher encoder resolution if required. In either mode, the input signals can be swapped before being processed; this allows wiring mistakes on the circuit board to be corrected without modifying the board.

The index pulse can be used to reset the position counter; this causes the position counter to maintain the absolute encoder position. Otherwise, the position counter maintains the relative position and is never reset.

The velocity capture has a timer to measure equal periods of time. The number of encoder pulses over each time period is accumulated as a measure of the encoder velocity. The running total for the current time period and the final count for the previous time period are available to be read. The final count for the previous time period is usually used as the velocity measure.

The QEI module will generate interrupts when the index pulse is detected, when the velocity timer expires, when the encoder direction changes, and when a phase signal error is detected. These interrupt sources can be individually masked so that only the events of interest cause a processor interrupt.

# 17.2 Functions

# Functions

- void ROM\_QEIConfigure (unsigned long ulBase, unsigned long ulConfig, unsigned long ul-MaxPosition)
- Iong ROM\_QEIDirectionGet (unsigned long ulBase)
- void ROM\_QEIDisable (unsigned long ulBase)

- void ROM\_QEIEnable (unsigned long ulBase)
- tBoolean ROM\_QEIErrorGet (unsigned long ulBase)
- void ROM\_QEIIntClear (unsigned long ulBase, unsigned long ulIntFlags)
- void ROM\_QEIIntDisable (unsigned long ulBase, unsigned long ulIntFlags)
- void ROM\_QEIIntEnable (unsigned long ulBase, unsigned long ulIntFlags)
- unsigned long ROM\_QEIIntStatus (unsigned long ulBase, tBoolean bMasked)
- unsigned long ROM\_QEIPositionGet (unsigned long ulBase)
- void ROM\_QEIPositionSet (unsigned long ulBase, unsigned long ulPosition)
- void ROM\_QEIVelocityConfigure (unsigned long ulBase, unsigned long ulPreDiv, unsigned long ulPeriod)
- void ROM\_QEIVelocityDisable (unsigned long ulBase)
- void ROM\_QEIVelocityEnable (unsigned long ulBase)
- unsigned long ROM\_QEIVelocityGet (unsigned long ulBase)

# 17.2.1 Function Documentation

# 17.2.1.1 ROM\_QEIConfigure

Configures the quadrature encoder.

## Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_QEITABLE is an array of pointers located at ROM\_APITABLE[9]. ROM\_QEIConfigure is a function pointer located at ROM\_QEITABLE[3].

## Parameters:

ulBase is the base address of the quadrature encoder module.

**ulConfig** is the configuration for the quadrature encoder. See below for a description of this parameter.

ulMaxPosition specifies the maximum position value.

#### **Description:**

This will configure the operation of the quadrature encoder. The *ulConfig* parameter provides the configuration of the encoder and is the logical OR of several values:

- QEI\_CONFIG\_CAPTURE\_A or QEI\_CONFIG\_CAPTURE\_A\_B to specify if edges on channel A or on both channels A and B should be counted by the position integrator and velocity accumulator.
- QEI\_CONFIG\_NO\_RESET or QEI\_CONFIG\_RESET\_IDX to specify if the position integrator should be reset when the index pulse is detected.
- QEI\_CONFIG\_QUADRATURE or QEI\_CONFIG\_CLOCK\_DIR to specify if quadrature signals are being provided on ChA and ChB, or if a direction signal and a clock are being provided instead.

QEI\_CONFIG\_NO\_SWAP or QEI\_CONFIG\_SWAP to specify if the signals provided on ChA and ChB should be swapped before being processed.

*ulMaxPosition* is the maximum value of the position integrator, and is the value used to reset the position capture when in index reset mode and moving in the reverse (negative) direction.

#### **Returns:**

None.

# 17.2.1.2 ROM\_QEIDirectionGet

Gets the current direction of rotation.

#### Prototype:

```
long
ROM_QEIDirectionGet(unsigned long ulBase)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_QEITABLE is an array of pointers located at ROM\_APITABLE[9]. ROM\_QEIDirectionGet is a function pointer located at ROM\_QEITABLE[5].

## **Parameters:**

**ulBase** is the base address of the quadrature encoder module.

#### **Description:**

This returns the current direction of rotation. In this case, current means the most recently detected direction of the encoder; it may not be presently moving but this is the direction it last moved before it stopped.

#### **Returns:**

Returns 1 if moving in the forward direction or -1 if moving in the reverse direction.

# 17.2.1.3 ROM\_QEIDisable

Disables the quadrature encoder.

#### Prototype:

```
void
ROM_QEIDisable(unsigned long ulBase)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_QEITABLE is an array of pointers located at ROM\_APITABLE[9]. ROM\_QEIDisable is a function pointer located at ROM\_QEITABLE[2].

## **Parameters:**

**ulBase** is the base address of the quadrature encoder module.

#### **Description:**

This will disable operation of the quadrature encoder module.

Returns:

None.

# 17.2.1.4 ROM\_QEIEnable

Enables the quadrature encoder.

## Prototype:

void
ROM\_QEIEnable(unsigned long ulBase)

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_QEITABLE is an array of pointers located at ROM\_APITABLE[9]. ROM\_QEIEnable is a function pointer located at ROM\_QEITABLE[1].

## Parameters:

ulBase is the base address of the quadrature encoder module.

#### **Description:**

This will enable operation of the quadrature encoder module. It must be configured before it is enabled.

## See also:

ROM\_QEIConfigure()

## **Returns:**

None.

# 17.2.1.5 ROM\_QEIErrorGet

Gets the encoder error indicator.

## Prototype:

tBoolean
ROM\_QEIErrorGet(unsigned long ulBase)

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_QEITABLE is an array of pointers located at ROM\_APITABLE[9]. ROM\_QEIErrorGet is a function pointer located at ROM\_QEITABLE[6].

## Parameters:

ulBase is the base address of the quadrature encoder module.

#### **Description:**

This returns the error indicator for the quadrature encoder. It is an error for both of the signals of the quadrature input to change at the same time.

## **Returns:**

Returns true if an error has occurred and false otherwise.

# 17.2.1.6 ROM\_QEIIntClear

Clears quadrature encoder interrupt sources.

## Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_QEITABLE is an array of pointers located at ROM\_APITABLE[9]. ROM\_QEIIntClear is a function pointer located at ROM\_QEITABLE[14].

## Parameters:

ulBase is the base address of the quadrature encoder module.

ulintFlags is a bit mask of the interrupt sources to be cleared. Can be any of the QEI\_INTERROR, QEI\_INTDIR, QEI\_INTTIMER, or QEI\_INTINDEX values.

## **Description:**

The specified quadrature encoder interrupt sources are cleared, so that they no longer assert. This must be done in the interrupt handler to keep it from being called again immediately upon exit.

## Note:

Because there is a write buffer in the Cortex-M3 processor, it may take several clock cycles before the interrupt source is actually cleared. Therefore, it is recommended that the interrupt source be cleared early in the interrupt handler (as opposed to the very last action) to avoid returning from the interrupt handler before the interrupt source is actually cleared. Failure to do so may result in the interrupt handler being immediately reentered (because the interrupt controller still sees the interrupt source asserted).

## Returns:

None.

# 17.2.1.7 ROM\_QEIIntDisable

Disables individual quadrature encoder interrupt sources.

## Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_QEITABLE is an array of pointers located at ROM\_APITABLE[9]. ROM\_QEIIntDisable is a function pointer located at ROM\_QEITABLE[12].

## Parameters:

ulBase is the base address of the quadrature encoder module.

ulintFlags is a bit mask of the interrupt sources to be disabled. Can be any of the QEI\_INTERROR, QEI\_INTDIR, QEI\_INTTIMER, or QEI\_INTINDEX values.

Disables the indicated quadrature encoder interrupt sources. Only the sources that are enabled can be reflected to the processor interrupt; disabled sources have no effect on the processor.

## **Returns:**

None.

# 17.2.1.8 ROM\_QEIIntEnable

Enables individual quadrature encoder interrupt sources.

## Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_QEITABLE is an array of pointers located at ROM\_APITABLE[9]. ROM\_QEIIntEnable is a function pointer located at ROM\_QEITABLE[11].

#### **Parameters:**

ulBase is the base address of the quadrature encoder module.

ulintFlags is a bit mask of the interrupt sources to be enabled. Can be any of the QEI\_INTERROR, QEI\_INTDIR, QEI\_INTTIMER, or QEI\_INTINDEX values.

### **Description:**

Enables the indicated quadrature encoder interrupt sources. Only the sources that are enabled can be reflected to the processor interrupt; disabled sources have no effect on the processor.

## Returns:

None.

# 17.2.1.9 ROM\_QEIIntStatus

Gets the current interrupt status.

#### Prototype:

```
unsigned long
ROM_QEIIntStatus(unsigned long ulBase,
tBoolean bMasked)
```

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_QEITABLE is an array of pointers located at ROM\_APITABLE[9]. ROM\_QEIIntStatus is a function pointer located at ROM\_QEITABLE[13].

## Parameters:

**ulBase** is the base address of the quadrature encoder module.

**bMasked** is false if the raw interrupt status is required and true if the masked interrupt status is required.

This returns the interrupt status for the quadrature encoder module. Either the raw interrupt status or the status of interrupts that are allowed to reflect to the processor can be returned.

## Returns:

Returns the current interrupt status, enumerated as a bit field of **QEI\_INTERROR**, **QEI\_INTDIR**, **QEI\_INTTIMER**, and **QEI\_INTINDEX**.

# 17.2.1.10 ROM\_QEIPositionGet

Gets the current encoder position.

## Prototype:

unsigned long
ROM\_QEIPositionGet(unsigned long ulBase)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_QEITABLE is an array of pointers located at ROM\_APITABLE[9]. ROM\_QEIPositionGet is a function pointer located at ROM\_QEITABLE[0].

## **Parameters:**

ulBase is the base address of the quadrature encoder module.

## **Description:**

This returns the current position of the encoder. Depending upon the configuration of the encoder, and the incident of an index pulse, this value may or may not contain the expected data (that is, if in reset on index mode, if an index pulse has not been encountered, the position counter will not be aligned with the index pulse yet).

## **Returns:**

The current position of the encoder.

# 17.2.1.11 ROM\_QEIPositionSet

Sets the current encoder position.

## Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_QEITABLE is an array of pointers located at ROM\_APITABLE[9]. ROM\_QEIPositionSet is a function pointer located at ROM\_QEITABLE[4].

## **Parameters:**

*ulBase* is the base address of the quadrature encoder module. *ulPosition* is the new position for the encoder.

This sets the current position of the encoder; the encoder position will then be measured relative to this value.

## **Returns:**

None.

# 17.2.1.12 ROM\_QEIVelocityConfigure

Configures the velocity capture.

## **Prototype:**

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_QEITABLE is an array of pointers located at ROM\_APITABLE[9]. ROM\_QEIVelocityConfigure is a function pointer located at ROM\_QEITABLE[9].

## Parameters:

ulBase is the base address of the quadrature encoder module.

ulPreDiv specifies the predivider applied to the input quadrature signal before it is counted; can be one of QEI\_VELDIV\_1, QEI\_VELDIV\_2, QEI\_VELDIV\_4, QEI\_VELDIV\_8, QEI\_VELDIV\_16, QEI\_VELDIV\_32, QEI\_VELDIV\_64, or QEI\_VELDIV\_128.

*ulPeriod* specifies the number of clock ticks over which to measure the velocity; must be non-zero.

## **Description:**

This will configure the operation of the velocity capture portion of the quadrature encoder. The position increment signal is predivided as specified by *ulPreDiv* before being accumulated by the velocity capture. The divided signal is accumulated over *ulPeriod* system clock before being saved and resetting the accumulator.

## Returns:

None.

## 17.2.1.13 ROM\_QEIVelocityDisable

Disables the velocity capture.

## Prototype:

```
void
ROM_QEIVelocityDisable(unsigned long ulBase)
```

#### **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.
ROM_QEITABLE is an array of pointers located at ROM_APITABLE[9].
ROM_QEIVelocityDisable is a function pointer located at ROM_QEITABLE[8].
```

## Parameters:

ulBase is the base address of the quadrature encoder module.

## **Description:**

This will disable operation of the velocity capture in the quadrature encoder module.

## **Returns:**

None.

# 17.2.1.14 ROM\_QEIVelocityEnable

Enables the velocity capture.

## Prototype:

void
ROM\_QEIVelocityEnable(unsigned long ulBase)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_QEITABLE is an array of pointers located at ROM\_APITABLE[9]. ROM\_QEIVelocityEnable is a function pointer located at ROM\_QEITABLE[7].

## **Parameters:**

ulBase is the base address of the quadrature encoder module.

#### **Description:**

This will enable operation of the velocity capture in the quadrature encoder module. It must be configured before it is enabled. Velocity capture will not occur if the quadrature encoder is not enabled.

#### See also:

ROM\_QEIVelocityConfigure() and ROM\_QEIEnable()

## **Returns:**

None.

# 17.2.1.15 ROM\_QEIVelocityGet

Gets the current encoder speed.

## Prototype:

```
unsigned long
ROM_QEIVelocityGet(unsigned long ulBase)
```

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_QEITABLE is an array of pointers located at ROM\_APITABLE[9]. ROM\_QEIVelocityGet is a function pointer located at ROM\_QEITABLE[10].

#### **Parameters:**

ulBase is the base address of the quadrature encoder module.

This returns the current speed of the encoder. The value returned is the number of pulses detected in the specified time period; this number can be multiplied by the number of time periods per second and divided by the number of pulses per revolution to obtain the number of revolutions per second.

## **Returns:**

Returns the number of pulses captured in the given time period.

# **18** Synchronous Serial Interface (SSI)

# 18.1 Introduction

The Synchronous Serial Interface (SSI) module provides the functionality for synchronous serial communications with peripheral devices, and can be configured to use either the Motorola® SPI™, National Semiconductor® Microwire, or the Texas Instruments® synchronous serial interface frame formats. The size of the data frame is also configurable, and can be set to be between 4 and 16 bits, inclusive.

The SSI module performs serial-to-parallel data conversion on data received from a peripheral device, and parallel-to-serial conversion on data transmitted to a peripheral device. The TX and RX paths are buffered with internal FIFOs allowing up to eight 16-bit values to be stored independently.

The SSI module can be configured as either a master or a slave device. As a slave device, the SSI module can also be configured to disable its output, which allows a master device to be coupled with multiple slave devices.

The SSI module also includes a programmable bit rate clock divider and prescaler to generate the output serial clock derived from the SSI module's input clock. Bit rates are generated based on the input clock and the maximum bit rate supported by the connected peripheral.

For devices that include a DMA controller, the SSI module also provides a DMA interface to facilitate data transfer via DMA.

# 18.2 Functions

# **Functions**

- tBoolean ROM\_SSIBusy (unsigned long ulBase)
- void ROM\_SSIConfigSetExpClk (unsigned long ulBase, unsigned long ulSSIClk, unsigned long ulProtocol, unsigned long ulMode, unsigned long ulBitRate, unsigned long ulDataWidth)
- void ROM\_SSIDataGet (unsigned long ulBase, unsigned long \*pulData)
- Iong ROM\_SSIDataGetNonBlocking (unsigned long ulBase, unsigned long \*pulData)
- void ROM\_SSIDataPut (unsigned long ulBase, unsigned long ulData)
- long ROM\_SSIDataPutNonBlocking (unsigned long ulBase, unsigned long ulData)
- void ROM\_SSIDisable (unsigned long ulBase)
- void ROM\_SSIDMADisable (unsigned long ulBase, unsigned long ulDMAFlags)
- void ROM\_SSIDMAEnable (unsigned long ulBase, unsigned long ulDMAFlags)
- void ROM\_SSIEnable (unsigned long ulBase)
- void ROM\_SSIIntClear (unsigned long ulBase, unsigned long ulIntFlags)
- void ROM\_SSIIntDisable (unsigned long ulBase, unsigned long ulIntFlags)
- void ROM\_SSIIntEnable (unsigned long ulBase, unsigned long ulIntFlags)
- unsigned long ROM\_SSIIntStatus (unsigned long ulBase, tBoolean bMasked)

void ROM\_UpdateSSI (void)

# 18.2.1 Function Documentation

# 18.2.1.1 ROM\_SSIBusy

Determines whether the SSI transmitter is busy or not.

## Prototype:

```
tBoolean
ROM_SSIBusy(unsigned long ulBase)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SSITABLE is an array of pointers located at ROM\_APITABLE[2]. ROM\_SSIBusy is a function pointer located at ROM\_SSITABLE[14].

#### Parameters:

ulBase is the base address of the SSI port.

## **Description:**

Allows the caller to determine whether all transmitted bytes have cleared the transmitter hardware. If **false** is returned, then the transmit FIFO is empty and all bits of the last transmitted word have left the hardware shift register.

## **Returns:**

Returns true if the SSI is transmitting or false if all transmissions are complete.

## 18.2.1.2 ROM\_SSIConfigSetExpClk

Configures the synchronous serial interface.

## Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SSITABLE is an array of pointers located at ROM\_APITABLE[2]. ROM\_SSIConfigSetExpClk is a function pointer located at ROM\_SSITABLE[1].

#### **Parameters:**

*ulBase* specifies the SSI module base address. *ulSSIClk* is the rate of the clock supplied to the SSI module. *ulProtocol* specifies the data transfer protocol. *ulMode* specifies the mode of operation.*ulBitRate* specifies the clock rate.*ulDataWidth* specifies number of bits transferred per frame.

## **Description:**

This function configures the synchronous serial interface. It sets the SSI protocol, mode of operation, bit rate, and data width.

The *ulProtocol* parameter defines the data frame format. The *ulProtocol* parameter can be one of the following values: **SSI\_FRF\_MOTO\_MODE\_0**, **SSI\_FRF\_MOTO\_MODE\_1**, **SSI\_FRF\_MOTO\_MODE\_2**, **SSI\_FRF\_MOTO\_MODE\_3**, **SSI\_FRF\_TI**, or **SSI\_FRF\_NMW**. The Motorola frame formats imply the following polarity and phase configurations:

Polarity	Phase	e Mode
0	0	SSI_FRF_MOTO_MODE_0
0	1	SSI_FRF_MOTO_MODE_1
1	0	SSI_FRF_MOTO_MODE_2
1	1	SSI_FRF_MOTO_MODE_3

The *ulMode* parameter defines the operating mode of the SSI module. The SSI module can operate as a master or slave; if a slave, the SSI can be configured to disable output on its serial output line. The *ulMode* parameter can be one of the following values: **SSI\_MODE\_MASTER**, **SSI\_MODE\_SLAVE**, or **SSI\_MODE\_SLAVE\_OD**.

The *ulBitRate* parameter defines the bit rate for the SSI. This bit rate must satisfy the following clock ratio criteria:

- FSSI >= 2 \* bit rate (master mode)
- FSSI >= 12 \* bit rate (slave modes)

where FSSI is the frequency of the clock supplied to the SSI module.

The *ulDataWidth* parameter defines the width of the data transfers, and can be a value between 4 and 16, inclusive.

The peripheral clock will be the same as the processor clock. This will be the value returned by ROM\_SysCtlClockGet(), or it can be explicitly hard-coded if it is constant and known (to save the code/execution overhead of a call to ROM\_SysCtlClockGet()).

## Returns:

None.

# 18.2.1.3 ROM\_SSIDataGet

Gets a data element from the SSI receive FIFO.

#### Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SSITABLE is an array of pointers located at ROM\_APITABLE[2]. ROM\_SSIDataGet is a function pointer located at ROM\_SSITABLE[9].

## Parameters:

ulBase specifies the SSI module base address.

pulData is a pointer to a storage location for data that was received over the SSI interface.

## **Description:**

This function gets received data from the receive FIFO of the specified SSI module and places that data into the location specified by the *pulData* parameter.

## Note:

Only the lower N bits of the value written to *pulData* contain valid data, where N is the data width as configured by ROM\_SSIConfigSetExpClk(). For example, if the interface is configured for 8-bit data width, only the lower 8 bits of the value written to *pulData* contain valid data.

## **Returns:**

None.

# 18.2.1.4 ROM\_SSIDataGetNonBlocking

Gets a data element from the SSI receive FIFO.

# Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SSITABLE is an array of pointers located at ROM\_APITABLE[2]. ROM\_SSIDataGetNonBlocking is a function pointer located at ROM\_SSITABLE[10].

## Parameters:

*ulBase* specifies the SSI module base address. *pulData* is a pointer to a storage location for data that was received over the SSI interface.

## **Description:**

This function gets received data from the receive FIFO of the specified SSI module and places that data into the location specified by the *ulData* parameter. If there is no data in the FIFO, then this function returns a zero.

## Note:

Only the lower N bits of the value written to *pulData* contain valid data, where N is the data width as configured by ROM\_SSIConfigSetExpClk(). For example, if the interface is configured for 8-bit data width, only the lower 8 bits of the value written to *pulData* contain valid data.

## **Returns:**

Returns the number of elements read from the SSI receive FIFO.

# 18.2.1.5 ROM\_SSIDataPut

Puts a data element into the SSI transmit FIFO.

## Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SSITABLE is an array of pointers located at ROM\_APITABLE[2]. ROM\_SSIDataPut is a function pointer located at ROM\_SSITABLE[0].

#### **Parameters:**

*ulBase* specifies the SSI module base address. *ulData* is the data to be transmitted over the SSI interface.

#### **Description:**

This function places the supplied data into the transmit FIFO of the specified SSI module.

#### Note:

The upper 32 - N bits of the *ulData* are discarded by the hardware, where N is the data width as configured by ROM\_SSIConfigSetExpClk(). For example, if the interface is configured for 8-bit data width, the upper 24 bits of *ulData* are discarded.

#### Returns:

None.

## 18.2.1.6 ROM\_SSIDataPutNonBlocking

Puts a data element into the SSI transmit FIFO.

#### Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SSITABLE is an array of pointers located at ROM\_APITABLE[2]. ROM\_SSIDataPutNonBlocking is a function pointer located at ROM\_SSITABLE[8].

## Parameters:

ulBase specifies the SSI module base address.

ulData is the data to be transmitted over the SSI interface.

#### **Description:**

This function places the supplied data into the transmit FIFO of the specified SSI module. If there is no space in the FIFO, then this function returns a zero.

## Note:

The upper 32 - N bits of the *ulData* are discarded by the hardware, where N is the data width as configured by ROM\_SSIConfigSetExpClk(). For example, if the interface is configured for 8-bit data width, the upper 24 bits of *ulData* are discarded.

#### **Returns:**

Returns the number of elements written to the SSI transmit FIFO.

# 18.2.1.7 ROM\_SSIDisable

Disables the synchronous serial interface.

## Prototype:

```
void
ROM_SSIDisable(unsigned long ulBase)
```

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SSITABLE is an array of pointers located at ROM\_APITABLE[2]. ROM\_SSIDisable is a function pointer located at ROM\_SSITABLE[3].

#### Parameters:

ulBase specifies the SSI module base address.

## **Description:**

This function disables operation of the synchronous serial interface.

## Returns:

None.

# 18.2.1.8 ROM\_SSIDMADisable

Disable SSI DMA operation.

## Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SSITABLE is an array of pointers located at ROM\_APITABLE[2]. ROM\_SSIDMADisable is a function pointer located at ROM\_SSITABLE[13].

## **Parameters:**

**ulBase** is the base address of the SSI port.

uIDMAFlags is a bit mask of the DMA features to disable.

## **Description:**

This function is used to disable SSI DMA features that were enabled by ROM\_SSIDMAEnable(). The specified SSI DMA features are disabled. The *uIDMAFlags* parameter is the logical OR of any of the following values:

- SSI\_DMA\_RX disable DMA for receive
- SSI\_DMA\_TX disable DMA for transmit

## **Returns:**

None.

# 18.2.1.9 ROM\_SSIDMAEnable

Enable SSI DMA operation.

## Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SSITABLE is an array of pointers located at ROM\_APITABLE[2]. ROM\_SSIDMAEnable is a function pointer located at ROM\_SSITABLE[12].

#### Parameters:

*ulBase* is the base address of the SSI port. *ulDMAFlags* is a bit mask of the DMA features to enable.

# **Description:**

The specified SSI DMA features are enabled. The SSI can be configured to use DMA for transmit and/or receive data transfers. The *uIDMAFlags* parameter is the logical OR of any of the following values:

- SSI\_DMA\_RX enable DMA for receive
- SSI\_DMA\_TX enable DMA for transmit

## Note:

The uDMA controller must also be set up before DMA can be used with the SSI.

## **Returns:**

None.

# 18.2.1.10 ROM\_SSIEnable

Enables the synchronous serial interface.

#### Prototype:

void
ROM\_SSIEnable(unsigned long ulBase)

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SSITABLE is an array of pointers located at ROM\_APITABLE[2]. ROM\_SSIEnable is a function pointer located at ROM\_SSITABLE[2].

#### **Parameters:**

ulBase specifies the SSI module base address.

#### **Description:**

This function enables operation of the synchronous serial interface. The synchronous serial interface must be configured before it is enabled.

#### **Returns:**

None.

## 18.2.1.11 ROM\_SSIIntClear

Clears SSI interrupt sources.

#### Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SSITABLE is an array of pointers located at ROM\_APITABLE[2]. ROM\_SSIIntClear is a function pointer located at ROM\_SSITABLE[7].

## **Parameters:**

*ulBase* specifies the SSI module base address. *ulIntFlags* is a bit mask of the interrupt sources to be cleared.

## **Description:**

The specified SSI interrupt sources are cleared so that they no longer assert. This function must be called in the interrupt handler to keep the interrupts from being recognized again immediately upon exit. The *ulIntFlags* parameter can consist of either or both the **SSI\_RXTO** and **SSI\_RXOR** values.

#### Note:

Because there is a write buffer in the Cortex-M3 processor, it may take several clock cycles before the interrupt source is actually cleared. Therefore, it is recommended that the interrupt source be cleared early in the interrupt handler (as opposed to the very last action) to avoid returning from the interrupt handler before the interrupt source is actually cleared. Failure to do so may result in the interrupt handler being immediately reentered (because the interrupt controller still sees the interrupt source asserted).

## **Returns:**

None.

# 18.2.1.12 ROM\_SSIIntDisable

Disables individual SSI interrupt sources.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SSITABLE is an array of pointers located at ROM\_APITABLE[2]. ROM\_SSIIntDisable is a function pointer located at ROM\_SSITABLE[5].

#### Parameters:

*ulBase* specifies the SSI module base address. *ulIntFlags* is a bit mask of the interrupt sources to be disabled.

Disables the indicated SSI interrupt sources. The *ulIntFlags* parameter can be any of the **SSI\_TXFF**, **SSI\_RXFF**, **SSI\_RXTO**, or **SSI\_RXOR** values.

#### **Returns:**

None.

## 18.2.1.13 ROM\_SSIIntEnable

Enables individual SSI interrupt sources.

## Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SSITABLE is an array of pointers located at ROM\_APITABLE[2]. ROM\_SSIIntEnable is a function pointer located at ROM\_SSITABLE[4].

#### **Parameters:**

*ulBase* specifies the SSI module base address. *ulIntFlags* is a bit mask of the interrupt sources to be enabled.

#### **Description:**

Enables the indicated SSI interrupt sources. Only the sources that are enabled can be reflected to the processor interrupt; disabled sources have no effect on the processor. The *ulIntFlags* parameter can be any of the **SSI\_TXFF**, **SSI\_RXFF**, **SSI\_RXTO**, or **SSI\_RXOR** values.

## **Returns:**

None.

# 18.2.1.14 ROM\_SSIIntStatus

Gets the current interrupt status.

#### Prototype:

```
unsigned long
ROM_SSIIntStatus(unsigned long ulBase,
tBoolean bMasked)
```

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SSITABLE is an array of pointers located at ROM\_APITABLE[2]. ROM\_SSIIntStatus is a function pointer located at ROM\_SSITABLE[6].

#### Parameters:

ulBase specifies the SSI module base address.

**bMasked** is **false** if the raw interrupt status is required or **true** if the masked interrupt status is required.

This function returns the interrupt status for the SSI module. Either the raw interrupt status or the status of interrupts that are allowed to reflect to the processor can be returned.

## Returns:

The current interrupt status, enumerated as a bit field of SSI\_TXFF, SSI\_RXFF, SSI\_RXTO, and SSI\_RXOR.

# 18.2.1.15 ROM\_UpdateSSI

Starts an update over the SSI0 interface.

## Prototype:

```
void
ROM_UpdateSSI(void)
```

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SSITABLE is an array of pointers located at ROM\_APITABLE[2]. ROM\_UpdateSSI is a function pointer located at ROM\_SSITABLE[11].

## **Description:**

Calling this function commences an update of the firmware via the SSI0 interface. This function assumes that the SSI0 interface has already been configured and is currently oprational.

## **Returns:**

Never returns.
# 19 System Control

ntroduction	217
unctions	218

# 19.1 Introduction

System control determines the overall operation of the device. It controls the clocking of the device, the set of peripherals that are enabled, configuration of the device and its resets, and provides information about the device.

The members of the Stellaris family have a varying peripheral set and memory sizes. The device has a set of read-only registers that indicate the size of the memories, the peripherals that are present, and the pins that are present for peripherals that have a varying number of pins. This information can be used to write adaptive software that will run on more than one member of the Stellaris family.

The device can be clocked from one of five sources: an external oscillator, the main oscillator, the internal oscillator, the internal oscillator divided by four, or the PLL. The PLL can use any of the four oscillators as its input. When using the PLL, the input clock frequency is constrained to specific frequencies between 3.579545 MHz and 16.384 MHz (that is, the standard crystal frequencies in that range). When direct clocking with an external oscillator or the main oscillator, the frequency is constrained to between 0 Hz and 100 MHz (depending on the device). The internal oscillator is 16 MHz, +/- 1%; its frequency will vary by device, with voltage, and with temperature.

Three modes of operation are supported by the Stellaris family: run mode, sleep mode, and deepsleep mode. In run mode, the processor is actively executing code. In sleep mode, the clocking of the device is unchanged but the processor no longer executes code (and is no longer clocked). In deep-sleep mode, the clocking of the device may change (depending upon the run mode clock configuration) and the processor no longer executes code (and is no longer clocked). An interrupt will return the device to run mode from one of the sleep modes; the sleep modes are entered upon request from the code.

There are several system events that, when detected, will cause system control to reset the device. These events are the input voltage dropping too low, the LDO voltage dropping too low, an external reset, a software reset request, and a watchdog timeout. The properties of some of these events can be configured, and the reason for a reset can be determined from system control.

Each peripheral in the device can be individually enabled, disabled, or reset. Additionally, the set of peripherals that remain enabled during sleep mode and deep-sleep mode can be configured, allowing custom sleep and deep-sleep modes to be defined. Care must be taken with deep-sleep mode, though, since in this mode the PLL is no longer used and the system is clocked by the input crystal. Peripherals that depend upon a particular input clock rate (such as a timer) will not operate as expected in deep-sleep mode due to the clock rate change; these peripherals must either be reconfigured upon entry to and exit from deep-sleep mode, or simply not enabled in deep-sleep mode.

There are various system events that, when detected, will cause system control to generate a processor interrupt. These events are the PLL achieving lock, the internal LDO current limit being exceeded, the internal oscillator failing, the main oscillator failing, the input voltage dropping too low, the internal LDO voltage dropping too low, and the PLL failing. Each of these interrupts can be individually enabled or disabled, and the sources must be cleared by the interrupt handler when

they occur.

# 19.2 Functions

# **Functions**

- unsigned long ROM\_SysCtIADCSpeedGet (void)
- void ROM\_SysCtlADCSpeedSet (unsigned long ulSpeed)
- unsigned long ROM\_SysCtlClockGet (void)
- void ROM\_SysCtlClockSet (unsigned long ulConfig)
- void ROM\_SysCtIDeepSleep (void)
- void ROM\_SysCtlDelay (unsigned long ulCount)
- unsigned long ROM\_SysCtlFlashSizeGet (void)
- void ROM\_SysCtIGPIOAHBDisable (unsigned long uIGPIOPeripheral)
- void ROM\_SysCtIGPIOAHBEnable (unsigned long uIGPIOPeripheral)
- unsigned long ROM\_SysCtll2SMClkSet (unsigned long ullnputClock, unsigned long ulMClk)
- void ROM\_SysCtIIntClear (unsigned long ulInts)
- void ROM\_SysCtIIntDisable (unsigned long ullnts)
- void ROM\_SysCtIIntEnable (unsigned long ullnts)
- unsigned long ROM\_SysCtIIntStatus (tBoolean bMasked)
- unsigned long ROM\_SysCtILDOGet (void)
- void ROM\_SysCtlLDOSet (unsigned long ulVoltage)
- void ROM\_SysCtlPeripheralClockGating (tBoolean bEnable)
- void ROM\_SysCtlPeripheralDeepSleepDisable (unsigned long ulPeripheral)
- void ROM\_SysCtlPeripheralDeepSleepEnable (unsigned long ulPeripheral)
- void ROM\_SysCtlPeripheralDisable (unsigned long ulPeripheral)
- void ROM\_SysCtlPeripheralEnable (unsigned long ulPeripheral)
- tBoolean ROM\_SysCtlPeripheralPresent (unsigned long ulPeripheral)
- void ROM\_SysCtlPeripheralReset (unsigned long ulPeripheral)
- void ROM\_SysCtlPeripheralSleepDisable (unsigned long ulPeripheral)
- void ROM\_SysCtlPeripheralSleepEnable (unsigned long ulPeripheral)
- tBoolean ROM\_SysCtlPinPresent (unsigned long ulPin)
- unsigned long ROM\_SysCtIPWMClockGet (void)
- void ROM\_SysCtIPWMClockSet (unsigned long ulConfig)
- void ROM\_SysCtlReset (void)
- void ROM\_SysCtlResetCauseClear (unsigned long ulCauses)
- unsigned long ROM\_SysCtlResetCauseGet (void)
- void ROM\_SysCtlSleep (void)
- unsigned long ROM\_SysCtlSRAMSizeGet (void)
- void ROM\_SysCtIUSBPLLDisable (void)
- void ROM\_SysCtIUSBPLLEnable (void)

# 19.2.1 Function Documentation

# 19.2.1.1 ROM\_SysCtIADCSpeedGet

Gets the sample rate of the ADC.

# Prototype:

unsigned long ROM\_SysCtlADCSpeedGet(void)

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SYSCTLTABLE is an array of pointers located at ROM\_APITABLE[13]. ROM\_SYSCTLADCSpeedGet is a function pointer located at ROM\_SYSCTLTABLE[28].

# Description:

This function gets the current sample rate of the ADC.

# **Returns:**

Returns the current ADC sample rate; will be one of SYSCTL\_ADCSPEED\_1MSPS, SYSCTL\_ADCSPEED\_500KSPS, SYSCTL\_ADCSPEED\_250KSPS, or SYSCTL\_ADCSPEED\_125KSPS.

# 19.2.1.2 ROM\_SysCtIADCSpeedSet

Sets the sample rate of the ADC.

# Prototype:

void ROM\_SysCtlADCSpeedSet(unsigned long ulSpeed)

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SYSCTLTABLE is an array of pointers located at ROM\_APITABLE[13]. ROM\_SYSCTLADCSpeedSet is a function pointer located at ROM\_SYSCTLTABLE[27].

# **Parameters:**

ulSpeed is the desired sample rate of the ADC; must be one of SYSCTL\_ADCSPEED\_1MSPS, SYSCTL\_ADCSPEED\_500KSPS, SYSCTL\_ADCSPEED\_250KSPS, or SYSCTL\_ADCSPEED\_125KSPS.

# **Description:**

This function sets the rate at which the ADC samples are captured by the ADC block. The sampling speed may be limited by the hardware, so the sample rate may end up being slower than requested. ROM\_SysCtlADCSpeedGet() will return the actual speed in use.

# Returns:

None.

# 19.2.1.3 ROM\_SysCtlClockGet

Gets the processor clock rate.

#### Prototype:

unsigned long ROM\_SysCtlClockGet(void)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SYSCTLTABLE is an array of pointers located at ROM\_APITABLE[13]. ROM\_SysCtlClockGet is a function pointer located at ROM\_SYSCTLTABLE[24].

#### **Description:**

This function determines the clock rate of the processor clock. This is also the clock rate of all the peripheral modules (with the exception of PWM, which has its own clock divider).

#### Note:

This will not return accurate results if ROM\_SysCtlClockSet() has not been called to configure the clocking of the device, or if the device is directly clocked from a crystal (or a clock source) that is not one of the supported crystal frequencies. In the later case, this function should be modified to directly return the correct system clock rate.

#### **Returns:**

The processor clock rate.

# 19.2.1.4 ROM\_SysCtlClockSet

Sets the clocking of the device.

# Prototype:

```
void
ROM_SysCtlClockSet(unsigned long ulConfig)
```

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SYSCTLTABLE is an array of pointers located at ROM\_APITABLE[13]. ROM\_SYSCTLClockSet is a function pointer located at ROM\_SYSCTLTABLE[23].

#### Parameters:

*ulConfig* is the required configuration of the device clocking.

#### **Description:**

This function configures the clocking of the device. The input crystal frequency, oscillator to be used, use of the PLL, and the system clock divider are all configured with this function.

The *ulConfig* parameter is the logical OR of several different values, many of which are grouped into sets where only one can be chosen.

The system clock divider is chosen with one of the following values: SYSCTL\_SYSDIV\_1, SYSCTL\_SYSDIV\_2, SYSCTL\_SYSDIV\_3, ... SYSCTL\_SYSDIV\_64.

The use of the PLL is chosen with either SYSCTL\_USE\_PLL or SYSCTL\_USE\_OSC.

The external crystal frequency is chosen with one of the following values: SYSCTL XTAL 1MHZ, SYSCTL XTAL 1 84MHZ, SYSCTL XTAL 2MHZ. SYSCTL XTAL 2 45MHZ, SYSCTL XTAL 3 57MHZ, SYSCTL XTAL 3 68MHZ, SYSCTL\_XTAL\_4MHZ, SYSCTL XTAL 4 09MHZ, SYSCTL XTAL 4 91MHZ, SYSCTL XTAL 6MHZ, SYSCTL XTAL 5MHZ, SYSCTL XTAL 5 12MHZ, SYSCTL XTAL 7 37MHZ, SYSCTL XTAL 8MHZ. SYSCTL XTAL 6 14MHZ, SYSCTL XTAL 8 19MHZ, SYSCTL XTAL 10MHZ, SYSCTL XTAL 12MHZ, SYSCTL\_XTAL\_12\_2MHZ, SYSCTL\_XTAL\_13\_5MHZ, SYSCTL\_XTAL\_14\_3MHZ, SYSCTL\_XTAL 16 3MHZ. SYSCTL XTAL 16MHZ, Values below or SYSCTL XTAL 3 57MHZ are not valid when the PLL is in operation.

The oscillator source is chosen with one of the following values: SYSCTL\_OSC\_MAIN, SYSCTL\_OSC\_INT, SYSCTL\_OSC\_INT4, or SYSCTL\_OSC\_INT30.

The internal and main oscillators are disabled with the **SYSCTL\_INT\_OSC\_DIS** and **SYSCTL\_MAIN\_OSC\_DIS** flags, respectively. The external oscillator must be enabled in order to use an external clock source. Note that attempts to disable the oscillator used to clock the device will be prevented by the hardware.

To clock the system from an external source (such as an external crystal oscillator), use SYSCTL\_USE\_OSC | SYSCTL\_OSC\_MAIN. To clock the system from the main oscillator, use SYSCTL\_USE\_OSC | SYSCTL\_OSC\_MAIN. To clock the system from the PLL, use SYSCTL\_USE\_PLL | SYSCTL\_OSC\_MAIN, and select the appropriate crystal with one of the SYSCTL\_XTAL\_xxx values.

#### Note:

If selecting the PLL as the system clock source (that is, via **SYSCTL\_USE\_PLL**), this function will poll the PLL lock interrupt to determine when the PLL has locked. If an interrupt handler for the system control interrupt is in place, and it responds to and clears the PLL lock interrupt, this function will delay until its timeout has occurred instead of completing as soon as PLL lock is achieved.

#### Returns:

None.

# 19.2.1.5 ROM\_SysCtlDeepSleep

Puts the processor into deep-sleep mode.

#### Prototype:

```
void
ROM_SysCtlDeepSleep(void)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SYSCTLTABLE is an array of pointers located at ROM\_APITABLE[13]. ROM\_SysCtlDeepSleep is a function pointer located at ROM\_SYSCTLTABLE[20].

#### **Description:**

This function places the processor into deep-sleep mode; it will not return until the processor returns to run mode. The peripherals that are enabled via ROM\_SysCtlPeripheralDeepSleepEnable() continue to operate and can wake up the processor (if automatic clock gating is enabled with ROM\_SysCtlPeripheralClockGating(), otherwise all peripherals continue to operate). Returns:

None.

# 19.2.1.6 ROM\_SysCtlDelay

Provides a small delay.

# **Prototype:**

void ROM\_SysCtlDelay(unsigned long ulCount)

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SYSCTLTABLE is an array of pointers located at ROM\_APITABLE[13]. ROM\_SysCtlDelay is a function pointer located at ROM\_SYSCTLTABLE[34].

# Parameters:

ulCount is the number of delay loop iterations to perform.

# **Description:**

This function provides a means of generating a constant length delay. It is written in assembly to keep the delay consistent across tool chains, avoiding the need to tune the delay based on the tool chain in use.

The loop takes 3 cycles/loop.

# **Returns:**

None.

# 19.2.1.7 ROM\_SysCtlFlashSizeGet

Gets the size of the flash.

# Prototype:

```
unsigned long
ROM_SysCtlFlashSizeGet(void)
```

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SYSCTLTABLE is an array of pointers located at ROM\_APITABLE[13]. ROM\_SysCtlFlashSizeGet is a function pointer located at ROM\_SYSCTLTABLE[2].

# **Description:**

This function determines the size of the flash on the Stellaris device.

# Returns:

The total number of bytes of flash.

# 19.2.1.8 ROM\_SysCtlGPIOAHBDisable

Disables a GPIO peripheral for access from the AHB.

#### Prototype:

void
ROM\_SysCtlGPIOAHBDisable(unsigned long ulGPIOPeripheral)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SYSCTLTABLE is an array of pointers located at ROM\_APITABLE[13]. ROM\_SysCtlGPIOAHBDisable is a function pointer located at ROM\_SYSCTLTABLE[30].

#### Parameters:

ulGPIOPeripheral is the GPIO peripheral to disable.

#### **Description:**

This function disables the specified GPIO peripheral for access from the Advanced Host Bus (AHB). Once disabled, the GPIO peripheral is accessed from the legacy Advanced Peripheral Bus (AHB).

The **ulGPIOPeripheral** argument must be only one of the following values: SYSCTL\_PERIPH\_GPIOA, SYSCTL\_PERIPH\_GPIOB, SYSCTL\_PERIPH\_GPIOD, SYSCTL\_PERIPH\_GPIOE, SYSCTL\_PERIPH\_GPIOF, SYSCTL PERIPH GPIOG, or SYSCTL PERIPH GPIOH.

#### Returns:

None.

# 19.2.1.9 ROM\_SysCtIGPIOAHBEnable

Enables a GPIO peripheral for access from the AHB.

# Prototype:

void

ROM\_SysCtlGPIOAHBEnable(unsigned long ulGPIOPeripheral)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SYSCTLTABLE is an array of pointers located at ROM\_APITABLE[13]. ROM\_SysCtlGPIOAHBEnable is a function pointer located at ROM\_SYSCTLTABLE[29].

#### Parameters:

ulGPIOPeripheral is the GPIO peripheral to enable.

#### **Description:**

This function is used to enable the specified GPIO peripheral to be accessed from the Advanced Host Bus (AHB) instead of the legacy Advanced Peripheral Bus (APB). When a GPIO peripheral is enabled for AHB access, the **\_AHB\_BASE** form of the base address should be used for GPIO functions. For example, instead of using **GPIO\_PORTA\_BASE** as the base address for GPIO functions, use **GPIO\_PORTA\_AHB\_BASE** instead.

The *ulGPIOPeripheral* argument must be only one of the following values: **SYSCTL\_PERIPH\_GPIOA**, **SYSCTL\_PERIPH\_GPIOB**, **SYSCTL\_PERIPH\_GPIOC**,

SYSCTL\_PERIPH\_GPIOD, SYSCTL\_PERIPH\_GPIOE, SYSCTL\_PERIPH\_GPIOF, SYSCTL\_PERIPH\_GPIOG, or SYSCTL\_PERIPH\_GPIOH.

#### **Returns:**

None.

# 19.2.1.10 ROM\_SysCtll2SMClkSet

Sets the MCLK frequency provided to the I2S module.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SYSCTLTABLE is an array of pointers located at ROM\_APITABLE[13]. ROM\_SysCtl12SMClkSet is a function pointer located at ROM\_SYSCTLTABLE[33].

#### Parameters:

**ullnputClock** is the input clock to the MCLK divider. If this is zero, the value is computed from the current PLL configuration.

uIMCIk is the desired MCLK frequency. If this is zero, MCLK output is disabled.

#### **Description:**

This function sets the dividers to provide MCLK to the I2S module. A MCLK divider will be chosen that produces the MCLK frequency that is the closest possible to the requested frequency, which may be above or below the requested frequency.

The actual MCLK frequency will be returned. It is the responsibility of the application to determine if the selected MCLK is acceptable; in general the human ear can not discern the frequency difference if it is within 0.3% of the desired frequency (though there is a very small percentage of the population that can discern lower frequency deviations).

#### Returns:

Returns the actual MCLK frequency.

# 19.2.1.11 ROM\_SysCtlIntClear

Clears system control interrupt sources.

#### Prototype:

```
void
ROM_SysCtlIntClear(unsigned long ulInts)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SYSCTLTABLE is an array of pointers located at ROM\_APITABLE[13]. ROM\_SysCtlIntClear is a function pointer located at ROM\_SYSCTLTABLE[15].

#### **Parameters:**

ullnts is a bit mask of the interrupt sources to be cleared. Must be a logical OR of SYSCTL\_INT\_PLL\_LOCK, SYSCTL\_INT\_CUR\_LIMIT, SYSCTL\_INT\_IOSC\_FAIL, SYSCTL\_INT\_MOSC\_FAIL, SYSCTL\_INT\_POR, SYSCTL\_INT\_BOR, and/or SYSCTL\_INT\_PLL\_FAIL.

#### **Description:**

The specified system control interrupt sources are cleared, so that they no longer assert. This must be done in the interrupt handler to keep it from being called again immediately upon exit.

#### Note:

Because there is a write buffer in the Cortex-M3 processor, it may take several clock cycles before the interrupt source is actually cleared. Therefore, it is recommended that the interrupt source be cleared early in the interrupt handler (as opposed to the very last action) to avoid returning from the interrupt handler before the interrupt source is actually cleared. Failure to do so may result in the interrupt handler being immediately reentered (because the interrupt controller still sees the interrupt source asserted).

#### **Returns:**

None.

# 19.2.1.12 ROM\_SysCtlIntDisable

Disables individual system control interrupt sources.

#### Prototype:

void
ROM\_SysCtlIntDisable(unsigned long ulInts)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SYSCTLTABLE is an array of pointers located at ROM\_APITABLE[13]. ROM\_SysCtlIntDisable is a function pointer located at ROM\_SYSCTLTABLE[14].

#### Parameters:

ullnts is a bit mask of the interrupt sources to be disabled. Must be a logical OR of SYSCTL\_INT\_PLL\_LOCK, SYSCTL\_INT\_CUR\_LIMIT, SYSCTL\_INT\_IOSC\_FAIL, SYSCTL\_INT\_MOSC\_FAIL, SYSCTL\_INT\_POR, SYSCTL\_INT\_BOR, and/or SYSCTL\_INT\_PLL\_FAIL.

#### **Description:**

Disables the indicated system control interrupt sources. Only the sources that are enabled can be reflected to the processor interrupt; disabled sources have no effect on the processor.

#### **Returns:**

None.

# 19.2.1.13 ROM\_SysCtlIntEnable

Enables individual system control interrupt sources.

```
void
ROM_SysCtlIntEnable(unsigned long ulInts)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SYSCTLTABLE is an array of pointers located at ROM\_APITABLE[13]. ROM\_SysCtlIntEnable is a function pointer located at ROM\_SYSCTLTABLE[13].

#### Parameters:

ullnts is a bit mask of the interrupt sources to be enabled. Must be a logical OR of SYSCTL\_INT\_PLL\_LOCK, SYSCTL\_INT\_CUR\_LIMIT, SYSCTL\_INT\_IOSC\_FAIL, SYSCTL\_INT\_MOSC\_FAIL, SYSCTL\_INT\_POR, SYSCTL\_INT\_BOR, and/or SYSCTL\_INT\_PLL\_FAIL.

# **Description:**

Enables the indicated system control interrupt sources. Only the sources that are enabled can be reflected to the processor interrupt; disabled sources have no effect on the processor.

#### **Returns:**

None.

# 19.2.1.14 ROM\_SysCtlIntStatus

Gets the current interrupt status.

# Prototype:

```
unsigned long
ROM_SysCtlIntStatus(tBoolean bMasked)
```

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SYSCTLTABLE is an array of pointers located at ROM\_APITABLE[13]. ROM\_SysCtlIntStatus is a function pointer located at ROM\_SYSCTLTABLE[16].

#### Parameters:

**bMasked** is false if the raw interrupt status is required and true if the masked interrupt status is required.

#### **Description:**

This returns the interrupt status for the system controller. Either the raw interrupt status or the status of interrupts that are allowed to reflect to the processor can be returned.

# **Returns:**

The current interrupt status, enumerated as a bit field of SYSCTL\_INT\_PLL\_LOCK, SYSCTL\_INT\_CUR\_LIMIT, SYSCTL\_INT\_IOSC\_FAIL, SYSCTL\_INT\_MOSC\_FAIL, SYSCTL\_INT\_POR, SYSCTL\_INT\_BOR, and SYSCTL\_INT\_PLL\_FAIL.

# 19.2.1.15 ROM\_SysCtlLDOGet

Gets the output voltage of the LDO.

unsigned long ROM\_SysCtlLDOGet(void)

#### **ROM Location:**

ROM APITABLE is an array of pointers located at 0x0100.0010. ROM SYSCTLTABLE is an array of pointers located at ROM APITABLE [13]. ROM\_SysCtllDOGet is a function pointer located at ROM\_SYSCTLTABLE[18].

#### **Description:**

This function determines the output voltage of the LDO, as specified by the control register.

#### **Returns:**

Returns the current voltage of the LDO; will be one of SYSCTL LDO 2 25V, SYSCTL LDO 2 40V. SYSCTL LDO 2 30V. SYSCTL LDO 2 35V. SYSCTL LDO 2 45V, SYSCTL LDO 2 50V, SYSCTL LDO 2 55V, SYSCTL LDO 2 60V, SYSCTL LDO 2 65V, SYSCTL LDO 2 70V, or SYSCTL\_LDO\_2\_75V.

# 19.2.1.16 ROM SysCtlLDOSet

Sets the output voltage of the LDO.

# Prototype:

void ROM\_SysCtlLDOSet (unsigned long ulVoltage)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM SYSCTLTABLE is an array of pointers located at ROM APITABLE [13]. ROM SysCtlLDOSet is a function pointer located at ROM SYSCTLTABLE [17].

#### Parameters:

ulVoltage is the required output voltage from the LDO. Must be one of SYSCTL LDO 2 25V,

SYSCTL LDO 2 30V. SYSCTL\_LDO\_2\_45V, SYSCTL\_LDO\_2\_60V, SYS SYSCTL LDO 2 75V.

SYSCTL_LDO_2_35V,	SYSCTL_LDO_2_40V,
SYSCTL_LDO_2_50V,	SYSCTL_LDO_2_55V,
<b>'SCTL_LDO_2_65V</b> ,	SYSCTL_LDO_2_70V, or

# Description:

This function sets the output voltage of the LDO. The default voltage is 2.5 V; it can be adjusted +/- 10%.

# Returns:

None.

# 19.2.1.17 ROM SysCtlPeripheralClockGating

Controls peripheral clock gating in sleep and deep-sleep mode.

```
void
ROM_SysCtlPeripheralClockGating(tBoolean bEnable)
```

#### **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.

ROM_SYSCTLTABLE is an array of pointers located at ROM_APITABLE[13].

ROM_SysCtlPeripheralClockGating is a function pointer located at

ROM SYSCTLTABLE[12].
```

#### **Parameters:**

**bEnable** is a boolean that is **true** if the sleep and deep-sleep peripheral configuration should be used and **false** if not.

#### **Description:**

This function controls how peripherals are clocked when the processor goes into sleep or deep-sleep mode. By default, the peripherals are clocked the same as in run mode; if peripheral clock gating is enabled they are clocked according to the configuration set by ROM\_SysCtlPeripheralSleepEnable(), ROM\_SysCtlPeripheralSleepDisable(), ROM\_SysCtlPeripheralDeepSleepEnable(), and ROM\_SysCtlPeripheralDeepSleepDisable().

#### Returns:

None.

# 19.2.1.18 ROM\_SysCtlPeripheralDeepSleepDisable

Disables a peripheral in deep-sleep mode.

# Prototype:

```
void
ROM_SysCtlPeripheralDeepSleepDisable(unsigned long ulPeripheral)
```

# **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.
ROM_SYSCTLTABLE is an array of pointers located at ROM_APITABLE[13].
ROM_SYSCTLPeripheralDeepSleepDisable is a function pointer located at
ROM_SYSCTLTABLE[11].
```

# Parameters:

*ulPeripheral* is the peripheral to disable in deep-sleep mode.

# **Description:**

This function causes a peripheral to stop operating when the processor goes into deep-sleep mode. Disabling peripherals while in deep-sleep mode helps to lower the current draw of the device, and can keep peripherals that require a particular clock frequency from operating when the clock changes as a result of entering deep-sleep mode. If enabled (via ROM\_SysCtlPeripheralEnable()), the peripheral will automatically resume operation when the processor leaves deep-sleep mode, maintaining its entire state from before deep-sleep mode was entered.

Deep-sleep mode clocking of peripherals must be enabled via ROM\_SysCtlPeripheralClockGating(); if disabled, the peripheral deep-sleep mode configuration is maintained but has no effect when deep-sleep mode is entered.

The <i>ulPeripheral</i> paramet <b>SYSCTL PERIPH ADCO</b> ,	er must be only one SYSCTL PERIPH ADC1,	of the following values: SYSCTL PERIPH CANO,
SYSCTL PERIPH CAN1,	SYSCTL PERIPH CAN2,	SYSCTL PERIPH COMPO,
SYSCTL_PERIPH_COMP1,	SYSCTL_PERIPH_COMP2,	SYSCTL_PERIPH_EPI0,
SYSCTL_PERIPH_ETH,	SYSCTL_PERIPH_GPIOA,	SYSCTL_PERIPH_GPIOB,
SYSCTL_PERIPH_GPIOC,	SYSCTL_PERIPH_GPIOD,	SYSCTL_PERIPH_GPIOE,
SYSCTL_PERIPH_GPIOF,	SYSCTL_PERIPH_GPIOG,	SYSCTL_PERIPH_GPIOH,
SYSCTL_PERIPH_GPIOJ,	SYSCTL_PERIPH_I2C0,	SYSCTL_PERIPH_I2C1,
SYSCTL_PERIPH_I2S0,	SYSCTL_PERIPH_PWM,	SYSCTL_PERIPH_QEI0,
SYSCTL_PERIPH_QEI1,	SYSCTL_PERIPH_SSI0,	SYSCTL_PERIPH_SSI1,
SYSCTL_PERIPH_TIMER0,	SYSCTL_PERIPH_TIMER1,	SYSCTL_PERIPH_TIMER2,
SYSCTL_PERIPH_TIMER3,	SYSCTL_PERIPH_UARTO,	SYSCTL_PERIPH_UART1,
SYSCTL_PERIPH_UART2, SYSCTL_PERIPH_WDOG0, c	SYSCTL_PERIPH_UDMA, or SYSCTL_PERIPH_WDOG1.	SYSCTL_PERIPH_USB0,

#### Returns:

None.

# 19.2.1.19 ROM\_SysCtlPeripheralDeepSleepEnable

Enables a peripheral in deep-sleep mode.

#### Prototype:

```
void
ROM_SysCtlPeripheralDeepSleepEnable(unsigned long ulPeripheral)
```

#### **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.

ROM_SYSCTLTABLE is an array of pointers located at ROM_APITABLE[13].

ROM_SYSCTLPeripheralDeepSleepEnable is a function pointer located at

ROM_SYSCTLTABLE[10].
```

#### Parameters:

ulPeripheral is the peripheral to enable in deep-sleep mode.

#### **Description:**

This function allows a peripheral to continue operating when the processor goes into deepsleep mode. Since the clocking configuration of the device may change, not all peripherals can safely continue operating while the processor is in sleep mode. Those that must run at a particular frequency (such as a timer) will not work as expected if the clock changes. It is the responsibility of the caller to make sensible choices.

Deep-sleep mode clocking of peripherals must be enabled via ROM\_SysCtlPeripheralClockGating(); if disabled, the peripheral deep-sleep mode configuration is maintained but has no effect when deep-sleep mode is entered.

The	ulPeripheral	parameter	must	be	only	one	of	the	following	values:
SYSC	TL_PERIPH_/	ADC0,	SYSCTL	_PER	IPH_A	DC1,		SYSC		I_CAN0,
SYSC	TL_PERIPH_	CAN1, S	SYSCTL	PERI	PH_CA	N2,	S	YSCTL	_PERIPH_	COMP0,
SYSC	TL_PERIPH_	COMP1,	SYSCTL	PEF	RIPH_C	OMP2,		SYSC	TL_PERIP	PH_EPI0,
SYSC	TL_PERIPH_	ETH, S	YSCTL_F	PERIP	H_GPI	<b>OA</b> ,	S	YSCTI	PERIPH	GPIOB,
SYSC	TL_PERIPH_	GPIOC, S	SYSCTL	PERI	PH_GP	PIOD,	S	SYSCT	L_PERIPH	GPIOE,
SYSC	TL_PERIPH_	GPIOF, S	SYSCTL	PERI	PH_GF	PIOG,	S	YSCTI	PERIPH	GPIOH,

SYSCTL PERIPH GPIOJ, SYSCTL PERIPH I2CO, SYSCTL PERIPH I2C1, SYSCTL PERIPH 12S0, SYSCTL PERIPH PWM, SYSCTL PERIPH QEIO, SYSCTL\_PERIPH\_QEI1, SYSCTL\_PERIPH\_SSI0, SYSCTL\_PERIPH\_SSI1, SYSCTL\_PERIPH\_TIMER0, SYSCTL\_PERIPH\_TIMER1, SYSCTL\_PERIPH\_TIMER2, SYSCTL PERIPH UARTO, SYSCTL PERIPH UART1, SYSCTL PERIPH TIMER3, SYSCTL\_PERIPH\_UART2, SYSCTL\_PERIPH\_UDMA, SYSCTL\_PERIPH\_USB0, SYSCTL\_PERIPH\_WDOG0, or SYSCTL\_PERIPH\_WDOG1.

#### **Returns:**

None.

#### 19.2.1.20 ROM SysCtlPeripheralDisable

#### Disables a peripheral.

#### Prototype:

```
void
ROM_SysCtlPeripheralDisable(unsigned long ulPeripheral)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SYSCTLTABLE is an array of pointers located at ROM\_APITABLE[13]. ROM\_SysCtlPeripheralDisable is a function pointer located at ROM\_SYSCTLTABLE[7].

#### Parameters:

*ulPeripheral* is the peripheral to disable.

#### **Description:**

Peripherals are disabled with this function. Once disabled, they will not operate or respond to register reads/writes.

The ulPeripheral paramet	er must be only one	of the following values:
SYSCTL_PERIPH_ADC0,	SYSCTL_PERIPH_ADC1,	SYSCTL_PERIPH_CAN0,
SYSCTL_PERIPH_CAN1,	SYSCTL_PERIPH_CAN2,	SYSCTL_PERIPH_COMP0,
SYSCTL_PERIPH_COMP1,	SYSCTL_PERIPH_COMP2,	SYSCTL_PERIPH_EPI0,
SYSCTL_PERIPH_ETH,	SYSCTL_PERIPH_GPIOA,	SYSCTL_PERIPH_GPIOB,
SYSCTL_PERIPH_GPIOC,	SYSCTL_PERIPH_GPIOD,	SYSCTL_PERIPH_GPIOE,
SYSCTL_PERIPH_GPIOF,	SYSCTL_PERIPH_GPIOG,	SYSCTL_PERIPH_GPIOH,
SYSCTL_PERIPH_GPIOJ,	SYSCTL_PERIPH_I2C0,	SYSCTL_PERIPH_I2C1,
SYSCTL_PERIPH_I2S0,	SYSCTL_PERIPH_PWM,	SYSCTL_PERIPH_QEI0,
SYSCTL_PERIPH_QEI1,	SYSCTL_PERIPH_SSI0,	SYSCTL_PERIPH_SSI1,
SYSCTL_PERIPH_TIMER0,	SYSCTL_PERIPH_TIMER1,	SYSCTL_PERIPH_TIMER2,
SYSCTL_PERIPH_TIMER3,	SYSCTL_PERIPH_UART0,	SYSCTL_PERIPH_UART1,
SYSCTL_PERIPH_UART2,	SYSCTL_PERIPH_UDMA,	SYSCTL_PERIPH_USB0,
SYSCTL_PERIPH_WDOG0, c	or SYSCTL_PERIPH_WDOG1.	

#### Returns:

None.

# 19.2.1.21 ROM SysCtlPeripheralEnable

Enables a peripheral.

void

ROM\_SysCtlPeripheralEnable(unsigned long ulPeripheral)

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SYSCTLTABLE is an array of pointers located at ROM\_APITABLE[13]. ROM\_SysCtlPeripheralEnable is a function pointer located at ROM\_SYSCTLTABLE[6].

#### Parameters:

*ulPeripheral* is the peripheral to enable.

# **Description:**

Peripherals are enabled with this function. At power-up, all peripherals are disabled; they must be enabled in order to operate or respond to register reads/writes.

The ulPeripheral parameter	er must be only one	of the following values:
SYSCTL_PERIPH_ADC0,	SYSCTL_PERIPH_ADC1,	SYSCTL_PERIPH_CAN0,
SYSCTL_PERIPH_CAN1,	SYSCTL_PERIPH_CAN2,	SYSCTL_PERIPH_COMP0,
SYSCTL_PERIPH_COMP1,	SYSCTL_PERIPH_COMP2,	SYSCTL_PERIPH_EPI0,
SYSCTL_PERIPH_ETH,	SYSCTL_PERIPH_GPIOA,	SYSCTL_PERIPH_GPIOB,
SYSCTL_PERIPH_GPIOC,	SYSCTL_PERIPH_GPIOD,	SYSCTL_PERIPH_GPIOE,
SYSCTL_PERIPH_GPIOF,	SYSCTL_PERIPH_GPIOG,	SYSCTL_PERIPH_GPIOH,
SYSCTL_PERIPH_GPIOJ,	SYSCTL_PERIPH_I2C0,	SYSCTL_PERIPH_I2C1,
SYSCTL_PERIPH_I2S0,	SYSCTL_PERIPH_PWM,	SYSCTL_PERIPH_QEI0,
SYSCTL_PERIPH_QEI1,	SYSCTL_PERIPH_SSI0,	SYSCTL_PERIPH_SSI1,
SYSCTL_PERIPH_TIMER0,	SYSCTL_PERIPH_TIMER1,	SYSCTL_PERIPH_TIMER2,
SYSCTL_PERIPH_TIMER3,	SYSCTL_PERIPH_UART0,	SYSCTL_PERIPH_UART1,
SYSCTL_PERIPH_UART2,	SYSCTL_PERIPH_UDMA,	SYSCTL_PERIPH_USB0,
SYSCTL_PERIPH_WDOG0, o	r SYSCTL_PERIPH_WDOG1.	

#### Note:

It takes five clock cycles after the write to enable a peripheral before the the peripheral is actually enabled. During this time, attempts to access the peripheral will result in a bus fault. Care should be taken to ensure that the peripheral is not accessed during this brief time period.

#### **Returns:**

None.

# 19.2.1.22 ROM\_SysCtlPeripheralPresent

Determines if a peripheral is present.

#### Prototype:

```
tBoolean
ROM_SysCtlPeripheralPresent(unsigned long ulPeripheral)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SYSCTLTABLE is an array of pointers located at ROM\_APITABLE[13]. ROM\_SysCtlPeripheralPresent is a function pointer located at ROM\_SYSCTLTABLE[4].

#### Parameters:

ulPeripheral is the peripheral in question.

# **Description:**

Determines if a particular peripheral is present in the device. Each member of the Stellaris family has a different peripheral set; this will determine which are present on this device.

SYSCTL_PERIPH_ADC0, SYSCTL_PERIPH_CAN1, SYSCTL_PERIPH_CAN1, SYSCTL_PERIPH_COMP1, SYSCTL_PERIPH_COMP1, SYSCTL_PERIPH_ETH, SYSCTL_PERIPH_GPIOC, SYSCTL_PERIPH_GPIOC, SYSCTL_PERIPH_GPIOF, SYSCTL_PERIPH_GPIOF, SYSCTL_PERIPH_GPIOF, SYSCTL_PERIPH_GPIOJ, SYSCTL_PERIPH_GPIOJ, SYSCTL_PERIPH_I2C1, SYSCTL_PERIPH_I2C1, SYSCTL_PERIPH_I2C1, SYSCTL_PERIPH_GPIOJ, SYSCTL_PERIPH_UART1, SYSCTL_PERIPH_WDOG0, or SYSCTL_PERIPH_WDOG1.	The	ulPeripheral	paramete	er must	be	only	one	of	the	following	values:	:
SYSCTL_PERIPH_COMP1, SYSCTL_PERIPH_ETH, SYSCTL_PERIPH_GPIOC, SYSCTL_PERIPH_GPIOF, SYSCTL_PERIPH_UART1, SYSCTL_PERIPH_UART2, SYSCTL_PERIPH_UDMA, SYSCTL_PERIPH_USB0, SYSCTL_PERIPH_WDOG0, or	SYSC	TL_PERIPH_	_ADC0,	SYSCTL	PERI	PH_AC	DC1,	9	SYSCI		PH_CANO,	,
SYSCTL_PERIPH_ETH, SYSCTL_PERIPH_GPIOC, SYSCTL_PERIPH_GPIOF, SYSCTL_PERIPH_GPIOJ, SYSCTL_PERIPH_GPIOJ, SYSCTL_PERIPH_GPIOJ, SYSCTL_PERIPH_GPIOJ, SYSCTL_PERIPH_I2C1, SYSCTL_PERIPH_I2C1, SYSCTL_PERIPH_MPU, SYSCTL_PERIPH_MPU, SYSCTL_PERIPH_QEI0, SYSCTL_PERIPH_QEI0, SYSCTL_PERIPH_QEI0, SYSCTL_PERIPH_SSI1, SYSCTL_PERIPH_SSI1, SYSCTL_PERIPH_SSI1, SYSCTL_PERIPH_TIMER2, SYSCTL_PERIPH_UART0, SYSCTL_PERIPH_UART0, SYSCTL_PERIPH_UDMA,SYSCTL_PERIPH_GPIOA, SYSCTL_PERIPH_GPIOA, SYSCTL_PERIPH_GPIOD, SYSCTL_PERIPH_GPIOG, SYSCTL_PERIPH_GPIOG, SYSCTL_PERIPH_GPIOG, SYSCTL_PERIPH_GPIOG, SYSCTL_PERIPH_GPIOG, SYSCTL_PERIPH_DUAR, SYSCTL_PERIPH_GPIOG, SYSCTL_PERIPH_GPIOG, SYSCTL_PERIPH_GPIOG, SYSCTL_PERIPH_GPIOG, SYSCTL_PERIPH_GPIOG, SYSCTL_PERIPH_GPIOG, SYSCTL_PERIPH_GPIOG, SYSCTL_PERIPH_GPIOG, SYSCTL_PERIPH_GPIOG, SYSCTL_PERIPH_GPIOG, SYSCTL_PERIPH_GPIOG, SYSCTL_PERIPH_PULA, SYSCTL_PERIPH_GPIOG, SYSCTL_PERIPH_GPIOG, SYSCTL_PERIPH_GPIOG, SYSCTL_PERIPH_GPIOG, SYSCTL_PERIPH_GPIOG, SYSCTL_PERIPH_GPIOG, SYSCTL_PERIPH_PULA, SYSCTL_PERIPH_TIMER3, SYSCTL_PERIPH_TEMP, SYSCTL_PERIPH_UART1, SYSCTL_PERIPH_UART2, SYSCTL_PERIPH_WDOG0, or	SYSC	TL_PERIPH_	<u>CAN1,</u>	SYSCTL	_PERIP	H_CA	N2,	S١	(SCTL	_PERIPH	I_COMP0,	,
SYSCTL_PERIPH_GPIOC, SYSCTL_PERIPH_GPIOF, SYSCTL_PERIPH_GPIOF, SYSCTL_PERIPH_GPIOJ, SYSCTL_PERIPH_GPIOJ, SYSCTL_PERIPH_I2C1, SYSCTL_PERIPH_I2C1, SYSCTL_PERIPH_MPU, SYSCTL_PERIPH_MPU, SYSCTL_PERIPH_QEI0, SYSCTL_PERIPH_QEI0, SYSCTL_PERIPH_QEI0, SYSCTL_PERIPH_SSI1, SYSCTL_PERIPH_SSI1, SYSCTL_PERIPH_SSI2, SYSCTL_PERIPH_UART2, SYSCTL_PERIPH_UART2, SYSCTL_PERIPH_UDMA, SYSCTL_PERIPH_USB0, SYSCTL_PERIPH_WDOG0, or	SYSC	TL_PERIPH_	_COMP1,	SYSCT	L_PER	IPH_C	OMP2,		SYSC	TL_PER	IPH_EPIO,	,
SYSCTL_PERIPH_GPIOF, SYSCTL_PERIPH_GPIOJ, SYSCTL_PERIPH_I2C1, SYSCTL_PERIPH_I2C1, SYSCTL_PERIPH_MPU, SYSCTL_PERIPH_MPU, SYSCTL_PERIPH_QEI0, SYSCTL_PERIPH_QEI0, SYSCTL_PERIPH_GEI1, SYSCTL_PERIPH_SSI1, SYSCTL_PERIPH_SSI1, SYSCTL_PERIPH_TIMER2, SYSCTL_PERIPH_TIMER2, SYSCTL_PERIPH_UART0, SYSCTL_PERIPH_UART0, SYSCTL_PERIPH_UART1, SYSCTL_PERIPH_UART1, SYSCTL_PERIPH_UART1, SYSCTL_PERIPH_UART1, SYSCTL_PERIPH_UART1, SYSCTL_PERIPH_UART1, SYSCTL_PERIPH_UART2, SYSCTL_PERIPH_UDMA,SYSCTL_PERIPH_GPIOG, SYSCTL_PERIPH_GPIOG, SYSCTL_PERIPH_TIMER3, SYSCTL_PERIPH_UART1, SYSCTL_PERIPH_UART2, SYSCTL_PERIPH_UART1, SYSCTL_PERIPH_UDMA,	SYSC	TL_PERIPH_	_ETH,	SYSCTL	PERIP	H_GPIC	DA,	S	YSCTI	L_PERIP	H_GPIOB,	,
SYSCTL_PERIPH_GPIOJ, SYSCTL_PERIPH_I2C1, SYSCTL_PERIPH_I2C1, SYSCTL_PERIPH_I2C1, SYSCTL_PERIPH_MPU, SYSCTL_PERIPH_QEI0, SYSCTL_PERIPH_QEI0, SYSCTL_PERIPH_SSI1, SYSCTL_PERIPH_SSI1, SYSCTL_PERIPH_TIMER2, SYSCTL_PERIPH_TIMER2, SYSCTL_PERIPH_UART0, SYSCTL_PERIPH_UART1, SYSCTL_PERIPH_UART1, SYSCTL_PERIPH_UART1, SYSCTL_PERIPH_UART1, SYSCTL_PERIPH_UART2, SYSCTL_PERIPH_UART0, SYSCTL_PERIPH_UART1, SYSCTL_PERIPH_UART1, SYSCTL_PERIPH_UART2, SYSCTL_PERIPH_UART1, SYSCTL_PERIPH_UART2, SYSCTL_PERIPH_UART1, SYSCTL_PERIPH_UART2, SYSCTL_PERIPH_UART2, SYSCTL_PERIPH_UART1, SYSCTL_PERIPH_UART2, SYSCTL_PERIPH_UART1, SYSCTL_PERIPH_UART2, SYSCTL_PERIPH_UART2, SYSCTL_PERIPH_UART3, SYSCTL_PERIPH_UART4, SYSCTL_PERIPH_UAR4, SYSCTL_PERIPH	SYSC	TL_PERIPH_	_GPIOC,	SYSCTL	_PERIF	PH_GP	IOD,	S	YSCT	L_PERIP	H_GPIOE,	,
SYSCTL_PERIPH_I2C1, SYSCTL_PERIPH_MPU,SYSCTL_PERIPH_I2S0, SYSCTL_PERIPH_PLL,SYSCTL_PERIPH_IEEE1588, SYSCTL_PERIPH_PUL,SYSCTL_PERIPH_QEI0, SYSCTL_PERIPH_SSI1, SYSCTL_PERIPH_SSI1,SYSCTL_PERIPH_QEI1, SYSCTL_PERIPH_TIMER0, SYSCTL_PERIPH_TIMER1, SYSCTL_PERIPH_TIMER3, SYSCTL_PERIPH_UART0, SYSCTL_PERIPH_UART1,SYSCTL_PERIPH_TIMER1, SYSCTL_PERIPH_TIMER3, SYSCTL_PERIPH_UART1, SYSCTL_PERIPH_UART1, SYSCTL_PERIPH_UART2, SYSCTL_PERIPH_UART2, SYSCTL_PERIPH_UDMA,	SYSC	TL_PERIPH_	_GPIOF,	SYSCTL	_PERIF	PH_GP	IOG,	S	YSCTI	L_PERIP	H_GPIOH,	,
SYSCTL_PERIPH_MPU,SYSCTL_PERIPH_PLL,SYSCTL_PERIPH_PWM,SYSCTL_PERIPH_QEI0,SYSCTL_PERIPH_QEI1,SYSCTL_PERIPH_SSI0,SYSCTL_PERIPH_SSI1,SYSCTL_PERIPH_TIMER0,SYSCTL_PERIPH_TIMER1,SYSCTL_PERIPH_TIMER2,SYSCTL_PERIPH_TIMER3,SYSCTL_PERIPH_TEMP,SYSCTL_PERIPH_UART0,SYSCTL_PERIPH_UART1,SYSCTL_PERIPH_UART2,SYSCTL_PERIPH_UDMA,SYSCTL_PERIPH_USB0,SYSCTL_PERIPH_WDOG0,	SYSC	TL_PERIPH_	_gpioj,	SYSCTL_I	PERIPH	I_HIBE	RNATI	Ε,	SYSC	TL_PER	IPH_I2C0,	,
SYSCTL_PERIPH_QEI0,SYSCTL_PERIPH_QEI1,SYSCTL_PERIPH_SSI0,SYSCTL_PERIPH_SSI1,SYSCTL_PERIPH_TIMER0,SYSCTL_PERIPH_TIMER1,SYSCTL_PERIPH_TIMER2,SYSCTL_PERIPH_TIMER3,SYSCTL_PERIPH_TEMP,SYSCTL_PERIPH_UART0,SYSCTL_PERIPH_UART1,SYSCTL_PERIPH_UART2,SYSCTL_PERIPH_UDMA,SYSCTL_PERIPH_USB0,SYSCTL_PERIPH_WDOG0,	SYSC	TL_PERIPH_	_ <b>I2C1</b> ,	SYSCTL	PERIP	H_12S0	,	SYS	CTL_F	PERIPH_I	IEEE1588,	,
SYSCTL_PERIPH_SSI1,SYSCTL_PERIPH_TIMER0,SYSCTL_PERIPH_TIMER1,SYSCTL_PERIPH_TIMER2,SYSCTL_PERIPH_TIMER3,SYSCTL_PERIPH_TEMP,SYSCTL_PERIPH_UART0,SYSCTL_PERIPH_UART1,SYSCTL_PERIPH_UART2,SYSCTL_PERIPH_UDMA,SYSCTL_PERIPH_USB0,SYSCTL_PERIPH_WDOG0,	SYSC	TL_PERIPH_	_MPU,	SYSCT	L_PER	IPH_PI	L <b>L</b> ,		SYSC	TL_PERI	PH_PWM,	,
SYSCTL_PERIPH_TIMER2, SYSCTL_PERIPH_TIMER3, SYSCTL_PERIPH_TEMP, SYSCTL_PERIPH_UART0, SYSCTL_PERIPH_UART1, SYSCTL_PERIPH_UART2, SYSCTL_PERIPH_UDMA, SYSCTL_PERIPH_USB0, SYSCTL_PERIPH_WDOG0, or	SYSC	TL_PERIPH_	_ <b>QEI0</b> ,	SYSCT	L_PER	IPH_Q	EI1,		SYSC	TL_PER	IPH_SSIO,	,
SYSCTL_PERIPH_UARTO, SYSCTL_PERIPH_UART1, SYSCTL_PERIPH_UART2, SYSCTL_PERIPH_UDMA, SYSCTL_PERIPH_USB0, SYSCTL_PERIPH_WDOG0, or	SYSC	TL_PERIPH_	<u>_</u> SSI1, S	SYSCTL_F	PERIPH	_TIME	R0,	SY	SCTL	_PERIPH	I_TIMER1,	,
SYSCTL_PERIPH_UDMA, SYSCTL_PERIPH_USB0, SYSCTL_PERIPH_WDOG0, or	SYSC	TL_PERIPH_	TIMER2,	SYSCTL	PERI	PH_TIN	MER3,	9	SYSCI		PH_TEMP,	,
	SYSC	TL_PERIPH_	UART0,	SYSCTL	_PERIF	PH_UA	RT1,	S	YSCTI	PERIPI	H_UART2,	,
SYSCTL_PERIPH_WDOG1.	SYSC	TL_PERIPH_	UDMA, S	YSCTL_P	ERIPH_	USB0	, SYS	SCT	L_PEF	RIPH_WD	<b>OG0</b> , or	•
	SYSC	TL_PERIPH_	WDOG1.									

#### **Returns:**

Returns **true** if the specified peripheral is present and **false** if it is not.

# 19.2.1.23 ROM\_SysCtlPeripheralReset

Performs a software reset of a peripheral.

#### Prototype:

void

ROM\_SysCtlPeripheralReset(unsigned long ulPeripheral)

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SYSCTLTABLE is an array of pointers located at ROM\_APITABLE[13]. ROM\_SysCtlPeripheralReset is a function pointer located at ROM\_SYSCTLTABLE[5].

#### Parameters:

ulPeripheral is the peripheral to reset.

# **Description:**

This function performs a software reset of the specified peripheral. An individual peripheral reset signal is asserted for a brief period and then deasserted, returning the internal state of the peripheral to its reset condition.

The ulPeripheral paramet	er must be only	one of the following values:
SYSCTL_PERIPH_ADC0,	SYSCTL_PERIPH_AD	DC1, SYSCTL_PERIPH_CANO,
SYSCTL_PERIPH_CAN1,	SYSCTL_PERIPH_CAI	N2, SYSCTL_PERIPH_COMP0,
SYSCTL_PERIPH_COMP1,	SYSCTL_PERIPH_C	OMP2, SYSCTL_PERIPH_EPI0,
SYSCTL_PERIPH_ETH,	SYSCTL_PERIPH_GPIC	OA, SYSCTL_PERIPH_GPIOB,
SYSCTL_PERIPH_GPIOC,	SYSCTL_PERIPH_GP	PIOD, SYSCTL_PERIPH_GPIOE,
SYSCTL_PERIPH_GPIOF,	SYSCTL_PERIPH_GP	IOG, SYSCTL_PERIPH_GPIOH,
SYSCTL_PERIPH_GPIOJ,	SYSCTL_PERIPH_I2	<b>SYSCTL_PERIPH_I2C1</b> ,

SYSCTL PERIPH 12S0, SYSCTL PERIPH PWM, SYSCTL PERIPH QEIO. SYSCTL PERIPH QEI1, SYSCTL PERIPH SSIO, SYSCTL PERIPH SSI1, SYSCTL PERIPH TIMERO, SYSCTL PERIPH TIMER1, SYSCTL PERIPH TIMER2, SYSCTL\_PERIPH\_TIMER3, SYSCTL\_PERIPH\_UART0, SYSCTL\_PERIPH\_UART1, SYSCTL PERIPH UDMA, SYSCTL PERIPH USB0, SYSCTL PERIPH UART2, SYSCTL PERIPH WDOG0, or SYSCTL PERIPH WDOG1.

#### **Returns:**

None.

# 19.2.1.24 ROM\_SysCtlPeripheralSleepDisable

Disables a peripheral in sleep mode.

#### Prototype:

```
void
ROM_SysCtlPeripheralSleepDisable(unsigned long ulPeripheral)
```

# **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.
ROM_SYSCTLTABLE is an array of pointers located at ROM_APITABLE[13].
ROM_SysCtlPeripheralSleepDisable is a function pointer located at
ROM_SYSCTLTABLE[9].
```

#### Parameters:

*ulPeripheral* is the peripheral to disable in sleep mode.

# **Description:**

This function causes a peripheral to stop operating when the processor goes into sleep mode. Disabling peripherals while in sleep mode helps to lower the current draw of the device. If enabled (via ROM\_SysCtlPeripheralEnable()), the peripheral will automatically resume operation when the processor leaves sleep mode, maintaining its entire state from before sleep mode was entered.

Sleep mode clocking of peripherals must be enabled via ROM\_SysCtlPeripheralClockGating(); if disabled, the peripheral sleep mode configuration is maintained but has no effect when sleep mode is entered.

The	ulPeripheral	parameter	must	be	only	one	of	the	following	values:
SYSC	TL_PERIPH_	_ADC0,	SYSCTL	PER	IPH_A	DC1,		SYSC	<b>TL_PERIP</b>	H_CAN0,
SYSC	TL_PERIPH	CAN1,	SYSCTL_	PERI	PH_CA	<b>N2</b> ,	S	YSCTL	_PERIPH	COMP0,
SYSC	TL_PERIPH	COMP1,	SYSCT	L_PEF	RIPH_C	COMP2,		SYSC	TL_PERI	PH_EPIO,
SYSC	TL_PERIPH	ETH, S	YSCTL	PERIF	H_GP	I <b>OA</b> ,	S	SYSCT	L_PERIPH	I_GPIOB,
SYSC	TL_PERIPH	GPIOC,	SYSCTL	_PER	IPH_GI	PIOD,	S	SYSCT	L_PERIPH	I_GPIOE,
SYSC	TL_PERIPH	GPIOF,	SYSCTL	PERI	PH_GF	PIOG,	S	SYSCT	L_PERIPH	I_GPIOH,
SYSC	TL_PERIPH	GPIOJ,	SYSCT	L_PEI	riph_i	2C0,		SYSC	TL_PERI	<b>PH_I2C1</b> ,
SYSC	TL_PERIPH	<b>I2S0</b> ,	SYSCT	L_PEI	RIPH_F	PWM,		SYSC	TL_PERI	PH_QEI0,
SYSC	TL_PERIPH	QEI1,	SYSCT	L_PEF	RIPH_S	<b>SSIO</b> ,		SYSC	TL_PERI	PH_SSI1,
SYSC	TL_PERIPH	TIMER0,	SYSCTL	PERI	PH_TIN	MER1,	S	YSCTL	PERIPH	TIMER2,
SYSC	TL_PERIPH	TIMER3,	SYSCTL	_PER	IPH_U	ARTO,	S	SYSCT	L_PERIPH	UART1,
SYSC	TL_PERIPH	UART2,	SYSCT	L_PEI	RIPH_L	JDMA,		SYSC	TL_PERIP	H_USB0,
SYSC	TL_PERIPH	WDOG0, or S	SYSCTL	PERI	PH_WC	DOG1.				

Returns: None.

# 19.2.1.25 ROM\_SysCtlPeripheralSleepEnable

Enables a peripheral in sleep mode.

# Prototype:

void

```
ROM_SysCtlPeripheralSleepEnable(unsigned long ulPeripheral)
```

# **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.

ROM_SYSCTLTABLE is an array of pointers located at ROM_APITABLE[13].

ROM_SYSCTLPeripheralSleepEnable is a function pointer located at

ROM_SYSCTLTABLE[8].
```

# Parameters:

ulPeripheral is the peripheral to enable in sleep mode.

# **Description:**

This function allows a peripheral to continue operating when the processor goes into sleep mode. Since the clocking configuration of the device does not change, any peripheral can safely continue operating while the processor is in sleep mode, and can therefore wake the processor from sleep mode.

Sleep mode clocking of peripherals must be enabled via ROM\_SysCtlPeripheralClockGating(); if disabled, the peripheral sleep mode configuration is maintained but has no effect when sleep mode is entered.

The ulPeripheral parameter		of the following values:
SYSCTL_PERIPH_ADC0,	SYSCTL_PERIPH_ADC1,	SYSCTL_PERIPH_CAN0,
SYSCTL_PERIPH_CAN1,	SYSCTL_PERIPH_CAN2,	SYSCTL_PERIPH_COMP0,
SYSCTL_PERIPH_COMP1,	SYSCTL_PERIPH_COMP2,	SYSCTL_PERIPH_EPI0,
SYSCTL_PERIPH_ETH,	SYSCTL_PERIPH_GPIOA,	SYSCTL_PERIPH_GPIOB,
SYSCTL_PERIPH_GPIOC,	SYSCTL_PERIPH_GPIOD,	SYSCTL_PERIPH_GPIOE,
SYSCTL_PERIPH_GPIOF,	SYSCTL_PERIPH_GPIOG,	SYSCTL_PERIPH_GPIOH,
SYSCTL_PERIPH_GPIOJ,	SYSCTL_PERIPH_I2C0,	SYSCTL_PERIPH_I2C1,
SYSCTL_PERIPH_I2S0,	SYSCTL_PERIPH_PWM,	SYSCTL_PERIPH_QEI0,
SYSCTL_PERIPH_QEI1,	SYSCTL_PERIPH_SSI0,	SYSCTL_PERIPH_SSI1,
SYSCTL_PERIPH_TIMER0,	SYSCTL_PERIPH_TIMER1,	SYSCTL_PERIPH_TIMER2,
SYSCTL_PERIPH_TIMER3,	SYSCTL_PERIPH_UART0,	SYSCTL_PERIPH_UART1,
SYSCTL_PERIPH_UART2,	SYSCTL_PERIPH_UDMA,	SYSCTL_PERIPH_USB0,
SYSCTL_PERIPH_WDOG0, o	r SYSCTL_PERIPH_WDOG1.	

# Returns:

None.

# 19.2.1.26 ROM\_SysCtlPinPresent

Determines if a pin is present.

```
tBoolean
ROM_SysCtlPinPresent(unsigned long ulPin)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SYSCTLTABLE is an array of pointers located at ROM\_APITABLE[13]. ROM\_SysCtlPinPresent is a function pointer located at ROM\_SYSCTLTABLE[3].

#### Parameters:

*ulPin* is the pin in question.

#### **Description:**

Determines if a particular pin is present in the device. The PWM, analog comparators, ADC, and timers have a varying number of pins across members of the Stellaris family; this will determine which are present on this device.

The ulPin argument must be only one of the following values: SYSCTL\_PIN\_PWM0, SYSCTL\_PIN\_PWM1, SYSCTL\_PIN\_PWM2, SYSCTL\_PIN\_PWM3, SYSCTL\_PIN\_PWM4, SYSCTL\_PIN MC FAULTO. SYSCTL PIN PWM5, SYSCTL PIN COMINUS, SYSCTL PIN COPLUS. SYSCTL PIN C1MINUS, SYSCTL PIN COO, SYSCTL PIN C1PLUS, SYSCTL PIN C10, SYSCTL PIN C2MINUS, SYSCTL PIN C2PLUS, SYSCTL PIN C2O, SYSCTL PIN ADCO, SYSCTL PIN ADC1, SYSCTL PIN ADC2, SYSCTL PIN ADC3, SYSCTL PIN ADC4, SYSCTL PIN ADC5, SYSCTL PIN ADC6, SYSCTL PIN ADC7, SYSCTL PIN CCP0, SYSCTL PIN CCP1, SYSCTL PIN CCP2, SYSCTL PIN CCP3, SYSCTL PIN CCP4, SYSCTL PIN CCP5, SYSCTL PIN CCP6, SYSCTL PIN CCP7, or SYSCTL PIN 32KHZ.

#### Returns:

Returns **true** if the specified pin is present and **false** if it is not.

# 19.2.1.27 ROM\_SysCtIPWMClockGet

Gets the current PWM clock configuration.

# Prototype:

unsigned long
ROM\_SysCtlPWMClockGet(void)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SYSCTLTABLE is an array of pointers located at ROM\_APITABLE[13]. ROM\_SYSCTLPWMClockGet is a function pointer located at ROM\_SYSCTLTABLE[26].

#### **Description:**

This function returns the current PWM clock configuration.

#### **Returns:**

Returns the current PWM clock configuration; will be one of SYSCTL\_PWMDIV\_1, SYSCTL\_PWMDIV\_2, SYSCTL\_PWMDIV\_4, SYSCTL\_PWMDIV\_8, SYSCTL\_PWMDIV\_16, SYSCTL\_PWMDIV\_32, or SYSCTL\_PWMDIV\_64.

# 19.2.1.28 ROM\_SysCtIPWMClockSet

Sets the PWM clock configuration.

# Prototype:

void ROM\_SysCtlPWMClockSet(unsigned long ulConfig)

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SYSCTLTABLE is an array of pointers located at ROM\_APITABLE[13]. ROM\_SysCtlPWMClockSet is a function pointer located at ROM\_SYSCTLTABLE[25].

# Parameters:

ulConfig is the configuration for the PWM clock; it must be one of SYSCTL\_PWMDIV\_1, SYSCTL\_PWMDIV\_2, SYSCTL\_PWMDIV\_4, SYSCTL\_PWMDIV\_8, SYSCTL\_PWMDIV\_16, SYSCTL\_PWMDIV\_32, or SYSCTL\_PWMDIV\_64.

#### **Description:**

This function sets the rate of the clock provided to the PWM module as a ratio of the processor clock. This clock is used by the PWM module to generate PWM signals; its rate forms the basis for all PWM signals.

# Note:

The clocking of the PWM is dependent upon the system clock rate as configured by ROM SysCtlClockSet().

# **Returns:**

None.

# 19.2.1.29 ROM\_SysCtlReset

# Resets the device.

# Prototype:

```
void
ROM_SysCtlReset(void)
```

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SYSCTLTABLE is an array of pointers located at ROM\_APITABLE[13]. ROM\_SySCtlReset is a function pointer located at ROM\_SYSCTLTABLE[19].

# **Description:**

This function will perform a software reset of the entire device. The processor and all peripherals will be reset and all device registers will return to their default values (with the exception of the reset cause register, which will maintain its current value but have the software reset bit set as well).

# **Returns:**

This function does not return.

# 19.2.1.30 ROM\_SysCtlResetCauseClear

Clears reset reasons.

#### Prototype:

void
ROM\_SysCtlResetCauseClear(unsigned long ulCauses)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SYSCTLTABLE is an array of pointers located at ROM\_APITABLE[13]. ROM\_SysCtlResetCauseClear is a function pointer located at ROM\_SYSCTLTABLE[22].

#### Parameters:

ulCauses are the reset causes to be cleared; must be a logical OR of SYSCTL\_CAUSE\_LDO, SYSCTL\_CAUSE\_SW, SYSCTL\_CAUSE\_WDOG, SYSCTL\_CAUSE\_BOR, SYSCTL\_CAUSE\_POR, and/or SYSCTL\_CAUSE\_EXT.

#### **Description:**

This function clears the specified sticky reset reasons. Once cleared, another reset for the same reason can be detected, and a reset for a different reason can be distinguished (instead of having two reset causes set). If the reset reason is used by an application, all reset causes should be cleared after they are retrieved with ROM\_SysCtlResetCauseGet().

#### **Returns:**

None.

# 19.2.1.31 ROM\_SysCtlResetCauseGet

Gets the reason for a reset.

# Prototype:

```
unsigned long
ROM_SysCtlResetCauseGet(void)
```

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SYSCTLTABLE is an array of pointers located at ROM\_APITABLE[13]. ROM\_SysCtlResetCauseGet is a function pointer located at ROM\_SYSCTLTABLE[21].

#### **Description:**

This function will return the reason(s) for a reset. Since the reset reasons are sticky until either cleared by software or an external reset, multiple reset reasons may be returned if multiple resets have occurred. The reset reason will be a logical OR of SYSCTL\_CAUSE\_LDO, SYSCTL\_CAUSE\_SW, SYSCTL\_CAUSE\_WDOG, SYSCTL\_CAUSE\_BOR, SYSCTL\_CAUSE\_POR, and/or SYSCTL\_CAUSE\_EXT.

# **Returns:**

Returns the reason(s) for a reset.

# 19.2.1.32 ROM\_SysCtlSleep

Puts the processor into sleep mode.

#### Prototype:

void
ROM\_SysCtlSleep(void)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SYSCTLTABLE is an array of pointers located at ROM\_APITABLE[13]. ROM\_SYSCTLSleep is a function pointer located at ROM\_SYSCTLTABLE[0].

# **Description:**

This function places the processor into sleep mode; it will not return until the processor returns to run mode. The peripherals that are enabled via ROM\_SysCtlPeripheralSleepEnable() continue to operate and can wake up the processor (if automatic clock gating is enabled with ROM\_SysCtlPeripheralClockGating(), otherwise all peripherals continue to operate).

#### Returns:

None.

# 19.2.1.33 ROM\_SysCtlSRAMSizeGet

Gets the size of the SRAM.

#### Prototype:

unsigned long ROM\_SysCtlSRAMSizeGet(void)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SYSCTLTABLE is an array of pointers located at ROM\_APITABLE[13]. ROM\_SysCtlSRAMSizeGet is a function pointer located at ROM\_SYSCTLTABLE[1].

#### **Description:**

This function determines the size of the SRAM on the Stellaris device.

#### **Returns:**

The total number of bytes of SRAM.

# 19.2.1.34 ROM\_SysCtIUSBPLLDisable

Powers down the USB PLL.

#### Prototype:

void
ROM\_SysCtlUSBPLLDisable(void)

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SYSCTLTABLE is an array of pointers located at ROM\_APITABLE[13]. ROM\_SySCtlUSBPLLDisable is a function pointer located at ROM\_SYSCTLTABLE[32].

#### **Description:**

This function will disable the USB controller's PLL which is used by it's physical layer. The USB registers are still accessible, but the physical layer will no longer function.

# Returns:

None.

# 19.2.1.35 ROM\_SysCtIUSBPLLEnable

#### Powers up the USB PLL.

#### Prototype:

void
ROM\_SysCtlUSBPLLEnable(void)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SYSCTLTABLE is an array of pointers located at ROM\_APITABLE[13]. ROM\_SysCtlUSBPLLEnable is a function pointer located at ROM\_SYSCTLTABLE[31].

#### **Description:**

This function will enable the USB controller's PLL which is used by it's physical layer. This call is necessary before connecting to any external devices.

# **Returns:**

None.

System Control

# 20 System Tick (SysTick)

Introduction	241
Functions	

# 20.1 Introduction

SysTick is a simple timer that is part of the NVIC controller in the Cortex-M3 microprocessor. Its intended purpose is to provide a periodic interrupt for a RTOS, but it can be used for other simple timing purposes.

The SysTick interrupt handler does not need to clear the SysTick interrupt source. This will be done automatically by NVIC when the SysTick interrupt handler is called.

# 20.2 Functions

# Functions

- void ROM\_SysTickDisable (void)
- void ROM\_SysTickEnable (void)
- void ROM\_SysTickIntDisable (void)
- void ROM\_SysTickIntEnable (void)
- unsigned long ROM\_SysTickPeriodGet (void)
- void ROM\_SysTickPeriodSet (unsigned long ulPeriod)
- unsigned long ROM\_SysTickValueGet (void)

# 20.2.1 Function Documentation

# 20.2.1.1 ROM\_SysTickDisable

Disables the SysTick counter.

# Prototype:

```
void
ROM_SysTickDisable(void)
```

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SYSTICKTABLE is an array of pointers located at ROM\_APITABLE[10]. ROM\_SysTickDisable is a function pointer located at ROM\_SYSTICKTABLE[2].

# **Description:**

This will stop the SysTick counter. If an interrupt handler has been registered, it will no longer be called until SysTick is restarted.

Returns: None.

# 20.2.1.2 ROM\_SysTickEnable

Enables the SysTick counter.

# Prototype:

```
void
ROM_SysTickEnable(void)
```

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SYSTICKTABLE is an array of pointers located at ROM\_APITABLE[10]. ROM\_SysTickEnable is a function pointer located at ROM\_SYSTICKTABLE[1].

#### **Description:**

This will start the SysTick counter. If an interrupt handler has been registered, it will be called when the SysTick counter rolls over.

#### Note:

Calling this function will cause the SysTick counter to (re)commence counting from its current value. The counter is not automatically reloaded with the period as specified in a previous call to ROM\_SysTickPeriodSet(). If an immediate reload is required, the NVIC\_ST\_CURRENT register must be written to force this. Any write to this register clears the SysTick counter to 0 and will cause a reload with the supplied period on the next clock.

#### **Returns:**

None.

# 20.2.1.3 ROM\_SysTickIntDisable

Disables the SysTick interrupt.

#### Prototype:

```
void
ROM_SysTickIntDisable(void)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SYSTICKTABLE is an array of pointers located at ROM\_APITABLE[10]. ROM\_SysTickIntDisable is a function pointer located at ROM\_SYSTICKTABLE[4].

#### **Description:**

This function will disable the SysTick interrupt, preventing it from being reflected to the processor.

#### **Returns:**

None.

# 20.2.1.4 ROM\_SysTickIntEnable

Enables the SysTick interrupt.

#### Prototype:

void
ROM\_SysTickIntEnable(void)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SYSTICKTABLE is an array of pointers located at ROM\_APITABLE[10]. ROM\_SysTickIntEnable is a function pointer located at ROM\_SYSTICKTABLE[3].

#### **Description:**

This function will enable the SysTick interrupt, allowing it to be reflected to the processor.

#### Note:

The SysTick interrupt handler does not need to clear the SysTick interrupt source as this is done automatically by NVIC when the interrupt handler is called.

#### **Returns:**

None.

# 20.2.1.5 ROM\_SysTickPeriodGet

Gets the period of the SysTick counter.

#### Prototype:

```
unsigned long
ROM_SysTickPeriodGet(void)
```

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SYSTICKTABLE is an array of pointers located at ROM\_APITABLE[10]. ROM\_SysTickPeriodGet is a function pointer located at ROM\_SYSTICKTABLE[6].

#### **Description:**

This function returns the rate at which the SysTick counter wraps; this equates to the number of processor clocks between interrupts.

#### Returns:

Returns the period of the SysTick counter.

# 20.2.1.6 ROM\_SysTickPeriodSet

Sets the period of the SysTick counter.

#### Prototype:

```
void
ROM_SysTickPeriodSet(unsigned long ulPeriod)
```

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SYSTICKTABLE is an array of pointers located at ROM\_APITABLE[10]. ROM\_SysTickPeriodSet is a function pointer located at ROM\_SYSTICKTABLE[5].

#### Parameters:

*ulPeriod* is the number of clock ticks in each period of the SysTick counter; must be between 1 and 16,777,216, inclusive.

#### **Description:**

This function sets the rate at which the SysTick counter wraps; this equates to the number of processor clocks between interrupts.

#### Note:

Calling this function does not cause the SysTick counter to reload immediately. If an immediate reload is required, the **NVIC\_ST\_CURRENT** register must be written. Any write to this register clears the SysTick counter to 0 and will cause a reload with the *ulPeriod* supplied here on the next clock after the SysTick is enabled.

#### **Returns:**

None.

# 20.2.1.7 ROM\_SysTickValueGet

Gets the current value of the SysTick counter.

# Prototype:

unsigned long ROM\_SysTickValueGet(void)

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_SYSTICKTABLE is an array of pointers located at ROM\_APITABLE[10]. ROM\_SysTickValueGet is a function pointer located at ROM\_SYSTICKTABLE[0].

#### **Description:**

This function returns the current value of the SysTick counter; this will be a value between the period - 1 and zero, inclusive.

#### **Returns:**

Returns the current value of the SysTick counter.

# 21 Timer

ntroduction	245
Functions	245

# 21.1 Introduction

The timer API provides a set of functions for dealing with the timer module. Functions are provided to configure and control the timer, along with functions to modify timer/counter values, and to manage interrupt handling for the timer.

The timer module provides two 16-bit timer/counters that can be configured to operate independently as timers or event counters, or they can be configured to operate as one 32-bit timer or one 32-bit Real Time Clock (RTC). For the purpose of this API, the two timers provided by the timer are referred to as TimerA and TimerB.

When configured as either a 32-bit or 16-bit timer, a timer can be set up to run as a one-shot timer or a continuous timer. If configured as a one-shot timer, when it reaches zero the timer will cease counting. If configured as a continuous timer, when it reaches zero the timer will continue counting from a reloaded value. When configured as a 32-bit timer, the timer can also be configured to operate as an RTC. In that case, the timer expects to be driven by a 32 KHz external clock, which is divided down to produce 1 second clock ticks.

When in 16-bit mode, the timer can also be configured for event capture or as a Pulse Width Modulation (PWM) generator. When configured for event capture, the timer acts as a counter. It can be configured to either count the time between events, or it can count the events themselves. The type of event being counted can be configured as a positive edge, a negative edge, or both edges. When a timer is configured as a PWM generator, the input line used to capture events becomes an output line, and the timer is used to drive an edge-aligned pulse onto that line.

The timer module also provides the ability to control other functional parameters, such as output inversion, output triggers, and timer behavior during stalls.

Control is also provided over interrupt sources and events. Interrupts can be generated to indicate that an event has been captured, or that a certain number of events have been captured. Interrupts can also be generated when the timer has counted down to zero, or when the RTC matches a certain value.

# 21.2 Functions

# Functions

- void ROM\_TimerConfigure (unsigned long ulBase, unsigned long ulConfig)
- void ROM\_TimerControlLevel (unsigned long ulBase, unsigned long ulTimer, tBoolean blnvert)
- void ROM\_TimerControlStall (unsigned long ulBase, unsigned long ulTimer, tBoolean bStall)
- void ROM\_TimerControlTrigger (unsigned long ulBase, unsigned long ulTimer, tBoolean bEnable)

- void ROM\_TimerControlWaitOnTrigger (unsigned long ulBase, unsigned long ulTimer, tBoolean bWait)
- void ROM\_TimerDisable (unsigned long ulBase, unsigned long ulTimer)
- void ROM\_TimerEnable (unsigned long ulBase, unsigned long ulTimer)
- void ROM\_TimerIntClear (unsigned long ulBase, unsigned long ulIntFlags)
- void ROM\_TimerIntDisable (unsigned long ulBase, unsigned long ulIntFlags)
- void ROM\_TimerIntEnable (unsigned long ulBase, unsigned long ulIntFlags)
- unsigned long ROM\_TimerIntStatus (unsigned long ulBase, tBoolean bMasked)
- unsigned long ROM\_TimerLoadGet (unsigned long ulBase, unsigned long ulTimer)
- void ROM\_TimerLoadSet (unsigned long ulBase, unsigned long ulTimer, unsigned long ul-Value)
- unsigned long ROM\_TimerMatchGet (unsigned long ulBase, unsigned long ulTimer)
- void ROM\_TimerMatchSet (unsigned long ulBase, unsigned long ulTimer, unsigned long ul-Value)
- unsigned long ROM\_TimerPrescaleGet (unsigned long ulBase, unsigned long ulTimer)
- unsigned long ROM\_TimerPrescaleMatchGet (unsigned long ulBase, unsigned long ulTimer)
- void ROM\_TimerPrescaleMatchSet (unsigned long ulBase, unsigned long ulTimer, unsigned long ulValue)
- void ROM\_TimerPrescaleSet (unsigned long ulBase, unsigned long ulTimer, unsigned long ulValue)
- void ROM\_TimerRTCDisable (unsigned long ulBase)
- void ROM\_TimerRTCEnable (unsigned long ulBase)
- unsigned long ROM\_TimerValueGet (unsigned long ulBase, unsigned long ulTimer)

# 21.2.1 Function Documentation

# 21.2.1.1 ROM\_TimerConfigure

Configures the timer(s).

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_TIMERTABLE is an array of pointers located at ROM\_APITABLE[11]. ROM\_TimerConfigure is a function pointer located at ROM\_TIMERTABLE[3].

# Parameters:

*ulBase* is the base address of the timer module. *ulConfig* is the configuration for the timer.

# **Description:**

This function configures the operating mode of the timer(s). The timer module is disabled before being configured, and is left in the disabled state. The configuration is specified in *ulConfig* as one of the following values:

- **TIMER\_CFG\_32\_BIT\_OS** 32-bit one-shot timer
- TIMER\_CFG\_32\_BIT\_OS\_UP 32-bit one-shot timer that counts up instead of down
- TIMER\_CFG\_32\_BIT\_PER 32-bit periodic timer
- TIMER\_CFG\_32\_BIT\_PER\_UP 32-bit periodic timer that counts up instead of down
- TIMER\_CFG\_32\_RTC 32-bit real time clock timer
- TIMER\_CFG\_16\_BIT\_PAIR Two 16-bit timers

When configured for a pair of 16-bit timers, each timer is separately configured. The first timer is configured by setting *ulConfig* to the result of a logical OR operation between one of the following values and *ulConfig*:

- TIMER\_CFG\_A\_ONE\_SHOT 16-bit one-shot timer
- TIMER\_CFG\_A\_ONE\_SHOT\_UP 16-bit one-shot timer that counts up instead of down
- **TIMER\_CFG\_A\_PERIODIC** 16-bit periodic timer
- TIMER\_CFG\_A\_PERIODIC\_UP 16-bit periodic timer that counts up instead of down
- TIMER\_CFG\_A\_CAP\_COUNT 16-bit edge count capture
- TIMER\_CFG\_A\_CAP\_COUNT\_UP 16-bit edge count capture that counts up instead of down
- TIMER\_CFG\_A\_CAP\_TIME 16-bit edge time capture
- TIMER\_CFG\_A\_CAP\_TIME\_UP 16-bit edge time capture that counts up instead of down
- **TIMER\_CFG\_A\_PWM** 16-bit PWM output

Similarly, the second timer is configured by setting *ulConfig* to the result of a logical OR operation between one of the corresponding **TIMER\_CFG\_B\_**\* values and *ulConfig*.

# **Returns:**

None.

# 21.2.1.2 ROM\_TimerControlLevel

Controls the output level.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_TIMERTABLE is an array of pointers located at ROM\_APITABLE[11]. ROM\_TimerControlLevel is a function pointer located at ROM\_TIMERTABLE[4].

# **Parameters:**

ulBase is the base address of the timer module.

*ulTimer* specifies the timer(s) to adjust; must be one of TIMER\_A, TIMER\_B, or TIMER\_BOTH.

blnvert specifies the output level.

#### **Description:**

This function sets the PWM output level for the specified timer. If the *blnvert* parameter is **true**, then the timer's output will be made active low; otherwise, it will be made active high.

#### **Returns:**

None.

# 21.2.1.3 ROM\_TimerControlStall

Controls the stall handling.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_TIMERTABLE is an array of pointers located at ROM\_APITABLE[11]. ROM\_TimerControlStall is a function pointer located at ROM\_TIMERTABLE[7].

#### **Parameters:**

ulBase is the base address of the timer module.

*ulTimer* specifies the timer(s) to be adjusted; must be one of TIMER\_A, TIMER\_B, or TIMER\_BOTH.

**bStall** specifies the response to a stall signal.

#### **Description:**

This function controls the stall response for the specified timer. If the *bStall* parameter is **true**, then the timer will stop counting if the processor enters debug mode; otherwise the timer will keep running while in debug mode.

#### **Returns:**

None.

# 21.2.1.4 ROM\_TimerControlTrigger

Enables or disables the trigger output.

# Prototype:

#### **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.
ROM_TIMERTABLE is an array of pointers located at ROM_APITABLE[11].
ROM_TimerControlTrigger is a function pointer located at ROM_TIMERTABLE[5].
```

#### **Parameters:**

ulBase is the base address of the timer module.

*ulTimer* specifies the timer to adjust; must be one of **TIMER\_A**, **TIMER\_B**, or **TIMER\_BOTH**. *bEnable* specifies the desired trigger state.

# **Description:**

This function controls the trigger output for the specified timer. If the *bEnable* parameter is **true**, then the timer's output trigger is enabled; otherwise it is disabled.

#### **Returns:**

None.

# 21.2.1.5 ROM\_TimerControlWaitOnTrigger

Controls the wait on trigger handling.

# Prototype:

#### **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.

ROM_TIMERTABLE is an array of pointers located at ROM_APITABLE[11].

ROM_TimerControlWaitOnTrigger is a function pointer located at

ROM_TIMERTABLE[22].
```

#### Parameters:

ulBase is the base address of the timer module.

*ulTimer* specifies the timer(s) to be adjusted; must be one of TIMER\_A, TIMER\_B, or TIMER\_BOTH.

**bWait** specifies if the timer should wait for a trigger input.

#### **Description:**

This function controls whether or not a timer waits for a trigger input to start counting. When enabled, the previous timer in the trigger chain must count to its timeout in order for this timer to start counting. Refer to the data sheet for a description of the trigger chain.

#### **Returns:**

None.

# 21.2.1.6 ROM\_TimerDisable

Disables the timer(s).

# Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_TIMERTABLE is an array of pointers located at ROM\_APITABLE[11]. ROM\_TimerDisable is a function pointer located at ROM\_TIMERTABLE[2].

# Parameters:

ulBase is the base address of the timer module.

*ulTimer* specifies the timer(s) to disable; must be one of **TIMER\_A**, **TIMER\_B**, or **TIMER\_BOTH**.

#### **Description:**

This will disable operation of the timer module.

#### **Returns:**

None.

# 21.2.1.7 ROM\_TimerEnable

Enables the timer(s).

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_TIMERTABLE is an array of pointers located at ROM\_APITABLE[11]. ROM\_TimerEnable is a function pointer located at ROM\_TIMERTABLE[1].

# **Parameters:**

ulBase is the base address of the timer module.

*ulTimer* specifies the timer(s) to enable; must be one of TIMER\_A, TIMER\_B, or TIMER\_BOTH.

# **Description:**

This will enable operation of the timer module. The timer must be configured before it is enabled.

#### **Returns:**

None.

# 21.2.1.8 ROM\_TimerIntClear

Clears timer interrupt sources.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_TIMERTABLE is an array of pointers located at ROM\_APITABLE[11]. ROM\_TimerIntClear is a function pointer located at ROM\_TIMERTABLE[0].

# Parameters:

*ulBase* is the base address of the timer module. *ulIntFlags* is a bit mask of the interrupt sources to be cleared.

#### **Description:**

The specified timer interrupt sources are cleared, so that they no longer assert. This must be done in the interrupt handler to keep it from being called again immediately upon exit.

The *ullntFlags* parameter has the same definition as the *ullntFlags* parameter to ROM\_TimerIntEnable().

#### Note:

Because there is a write buffer in the Cortex-M3 processor, it may take several clock cycles before the interrupt source is actually cleared. Therefore, it is recommended that the interrupt source be cleared early in the interrupt handler (as opposed to the very last action) to avoid returning from the interrupt handler before the interrupt source is actually cleared. Failure to do so may result in the interrupt handler being immediately reentered (because the interrupt controller still sees the interrupt source asserted).

#### **Returns:**

None.

# 21.2.1.9 ROM\_TimerIntDisable

Disables individual timer interrupt sources.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_TIMERTABLE is an array of pointers located at ROM\_APITABLE[11]. ROM\_TimerIntDisable is a function pointer located at ROM\_TIMERTABLE[20].

#### Parameters:

*ulBase* is the base address of the timer module. *ulIntFlags* is the bit mask of the interrupt sources to be disabled.

#### Description:

Disables the indicated timer interrupt sources. Only the sources that are enabled can be reflected to the processor interrupt; disabled sources have no effect on the processor.

The *ullntFlags* parameter has the same definition as the *ullntFlags* parameter to ROM\_TimerIntEnable().

#### **Returns:**

None.

# 21.2.1.10 ROM\_TimerIntEnable

Enables individual timer interrupt sources.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_TIMERTABLE is an array of pointers located at ROM\_APITABLE[11]. ROM\_TimerIntEnable is a function pointer located at ROM\_TIMERTABLE[19].

# **Parameters:**

*ulBase* is the base address of the timer module. *ulIntFlags* is the bit mask of the interrupt sources to be enabled.

# **Description:**

Enables the indicated timer interrupt sources. Only the sources that are enabled can be reflected to the processor interrupt; disabled sources have no effect on the processor.

The ulIntFlags parameter must be the logical OR of any combination of the following:

- TIMER\_CAPB\_EVENT Capture B event interrupt
- TIMER\_CAPB\_MATCH Capture B match interrupt
- TIMER\_TIME\_TIMEOUT Timer B timeout interrupt
- TIMER\_RTC\_MATCH RTC interrupt mask
- TIMER\_CAPA\_EVENT Capture A event interrupt
- TIMER\_CAPA\_MATCH Capture A match interrupt
- TIMER\_TIMA\_TIMEOUT Timer A timeout interrupt

# **Returns:**

None.

# 21.2.1.11 ROM\_TimerIntStatus

Gets the current interrupt status.

# Prototype:

```
unsigned long
ROM_TimerIntStatus(unsigned long ulBase,
tBoolean bMasked)
```

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_TIMERTABLE is an array of pointers located at ROM\_APITABLE[11]. ROM\_TimerIntStatus is a function pointer located at ROM\_TIMERTABLE[21].

# Parameters:

ulBase is the base address of the timer module.
**bMasked** is false if the raw interrupt status is required and true if the masked interrupt status is required.

### **Description:**

This returns the interrupt status for the timer module. Either the raw interrupt status or the status of interrupts that are allowed to reflect to the processor can be returned.

#### **Returns:**

The current interrupt status, enumerated as a bit field of values described in ROM\_TimerIntEnable().

# 21.2.1.12 ROM\_TimerLoadGet

Gets the timer load value.

#### Prototype:

```
unsigned long
ROM_TimerLoadGet(unsigned long ulBase,
unsigned long ulTimer)
```

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_TIMERTABLE is an array of pointers located at ROM\_APITABLE[11]. ROM\_TimerLoadGet is a function pointer located at ROM\_TIMERTABLE[15].

#### Parameters:

ulBase is the base address of the timer module.

*ulTimer* specifies the timer; must be one of **TIMER\_A** or **TIMER\_B**. Only **TIMER\_A** should be used when the timer is configured for 32-bit operation.

#### **Description:**

This function gets the currently programmed interval load value for the specified timer.

#### **Returns:**

Returns the load value for the timer.

# 21.2.1.13 ROM\_TimerLoadSet

Sets the timer load value.

# Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_TIMERTABLE is an array of pointers located at ROM\_APITABLE[11]. ROM\_TimerLoadSet is a function pointer located at ROM\_TIMERTABLE[14].

# Parameters:

ulBase is the base address of the timer module.

*ulTimer* specifies the timer(s) to adjust; must be one of **TIMER\_A**, **TIMER\_B**, or **TIMER\_BOTH**. Only **TIMER\_A** should be used when the timer is configured for 32-bit operation.

ulValue is the load value.

### **Description:**

This function sets the timer load value; if the timer is running then the value will be immediately loaded into the timer.

#### **Returns:**

None.

# 21.2.1.14 ROM\_TimerMatchGet

Gets the timer match value.

# Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_TIMERTABLE is an array of pointers located at ROM\_APITABLE[11]. ROM\_TimerMatchGet is a function pointer located at ROM\_TIMERTABLE[18].

# Parameters:

ulBase is the base address of the timer module.

*ulTimer* specifies the timer; must be one of **TIMER\_A** or **TIMER\_B**. Only **TIMER\_A** should be used when the timer is configured for 32-bit operation.

# **Description:**

This function gets the match value for the specified timer.

#### **Returns:**

Returns the match value for the timer.

# 21.2.1.15 ROM\_TimerMatchSet

Sets the timer match value.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_TIMERTABLE is an array of pointers located at ROM\_APITABLE[11]. ROM\_TimerMatchSet is a function pointer located at ROM\_TIMERTABLE[17].

# Parameters:

ulBase is the base address of the timer module.

*ulTimer* specifies the timer(s) to adjust; must be one of **TIMER\_A**, **TIMER\_B**, or **TIMER\_BOTH**. Only **TIMER\_A** should be used when the timer is configured for 32-bit operation.

ulValue is the match value.

# **Description:**

This function sets the match value for a timer. This is used in capture count mode to determine when to interrupt the processor and in PWM mode to determine the duty cycle of the output signal.

# Returns:

None.

# 21.2.1.16 ROM\_TimerPrescaleGet

Get the timer prescale value.

# Prototype:

```
unsigned long
ROM_TimerPrescaleGet(unsigned long ulBase,
unsigned long ulTimer)
```

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_TIMERTABLE is an array of pointers located at ROM\_APITABLE[11]. ROM\_TimerPrescaleGet is a function pointer located at ROM\_TIMERTABLE[11].

# Parameters:

*ulBase* is the base address of the timer module. *ulTimer* specifies the timer; must be one of **TIMER** A or **TIMER** B.

# **Description:**

This function gets the value of the input clock prescaler. The prescaler is only operational when in 16-bit mode and is used to extend the range of the 16-bit timer modes.

# **Returns:**

The value of the timer prescaler.

# 21.2.1.17 ROM\_TimerPrescaleMatchGet

Get the timer prescale match value.

# Prototype:

### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_TIMERTABLE is an array of pointers located at ROM\_APITABLE[11]. ROM\_TimerPrescaleMatchGet is a function pointer located at ROM\_TIMERTABLE[13].

#### Parameters:

*ulBase* is the base address of the timer module. *ulTimer* specifies the timer; must be one of **TIMER\_A** or **TIMER\_B**.

#### **Description:**

This function gets the value of the input clock prescaler match value. When in a 16-bit mode that uses the counter match and prescaler, the prescale match effectively extends the range of the counter to 24-bits.

#### **Returns:**

The value of the timer prescale match.

# 21.2.1.18 ROM\_TimerPrescaleMatchSet

Set the timer prescale match value.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_TIMERTABLE is an array of pointers located at ROM\_APITABLE[11]. ROM\_TimerPrescaleMatchSet is a function pointer located at ROM\_TIMERTABLE[12].

### Parameters:

ulBase is the base address of the timer module.

*ulTimer* specifies the timer(s) to adjust; must be one of TIMER\_A, TIMER\_B, or TIMER\_BOTH.

ulValue is the timer prescale match value; must be between 0 and 255, inclusive.

#### **Description:**

This function sets the value of the input clock prescaler match value. When in a 16-bit mode that uses the counter match and the prescaler, the prescale match effectively extends the range of the counter to 24-bits.

#### **Returns:**

None.

# 21.2.1.19 ROM\_TimerPrescaleSet

Set the timer prescale value.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_TIMERTABLE is an array of pointers located at ROM\_APITABLE[11]. ROM\_TimerPrescaleSet is a function pointer located at ROM\_TIMERTABLE[10].

#### Parameters:

ulBase is the base address of the timer module.

*ulTimer* specifies the timer(s) to adjust; must be one of TIMER\_A, TIMER\_B, or TIMER\_BOTH.

ulValue is the timer prescale value; must be between 0 and 255, inclusive.

#### **Description:**

This function sets the value of the input clock prescaler. The prescaler is only operational when in 16-bit mode and is used to extend the range of the 16-bit timer modes.

#### **Returns:**

None.

# 21.2.1.20 ROM\_TimerRTCDisable

# Disable RTC counting.

#### Prototype:

```
void
ROM_TimerRTCDisable(unsigned long ulBase)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_TIMERTABLE is an array of pointers located at ROM\_APITABLE[11]. ROM\_TimerRTCDisable is a function pointer located at ROM\_TIMERTABLE[9].

#### **Parameters:**

ulBase is the base address of the timer module.

#### Description:

This function causes the timer to stop counting when in RTC mode.

#### **Returns:**

None.

# 21.2.1.21 ROM\_TimerRTCEnable

Enable RTC counting.

### Prototype:

void
ROM\_TimerRTCEnable(unsigned long ulBase)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_TIMERTABLE is an array of pointers located at ROM\_APITABLE[11]. ROM\_TimerRTCEnable is a function pointer located at ROM\_TIMERTABLE[8].

#### Parameters:

ulBase is the base address of the timer module.

# **Description:**

This function causes the timer to start counting when in RTC mode. If not configured for RTC mode, this will do nothing.

#### **Returns:**

None.

# 21.2.1.22 ROM\_TimerValueGet

Gets the current timer value.

#### Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_TIMERTABLE is an array of pointers located at ROM\_APITABLE[11]. ROM\_TimerValueGet is a function pointer located at ROM\_TIMERTABLE[16].

### Parameters:

ulBase is the base address of the timer module.

*ulTimer* specifies the timer; must be one of **TIMER\_A** or **TIMER\_B**. Only **TIMER\_A** should be used when the timer is configured for 32-bit operation.

#### **Description:**

This function reads the current value of the specified timer.

#### **Returns:**

Returns the current value of the timer.

# 22 UART

Introduction	
Functions	

# 22.1 Introduction

The Universal Asynchronous Receiver/Transmitter (UART) API provides a set of functions for using the Stellaris UART modules. Functions are provided to configure and control the UART modules, to send and receive data, and to manage interrupts for the UART modules.

The Stellaris UART performs the functions of parallel-to-serial and serial-to-parallel conversions. It is very similar in functionality to a 16C550 UART, but is not register-compatible.

Some of the features of the Stellaris UART are:

- A 16x12 bit receive FIFO and a 16x8 bit transmit FIFO.
- Programmable baud rate generator.
- Automatic generation and stripping of start, stop, and parity bits.
- Line break generation and detection.
- Programmable serial interface
  - 5, 6, 7, or 8 data bits
  - · even, odd, stick, or no parity bit generation and detection
  - 1 or 2 stop bit generation
  - baud rate generation, from DC to processor clock/16
- IrDA serial-IR (SIR) encoder/decoder.
- DMA interface

# 22.2 Functions

# **Functions**

- void ROM\_UARTBreakCtl (unsigned long ulBase, tBoolean bBreakState)
- tBoolean ROM\_UARTBusy (unsigned long ulBase)
- Iong ROM\_UARTCharGet (unsigned long ulBase)
- Iong ROM\_UARTCharGetNonBlocking (unsigned long ulBase)
- void ROM\_UARTCharPut (unsigned long ulBase, unsigned char ucData)
- tBoolean ROM\_UARTCharPutNonBlocking (unsigned long ulBase, unsigned char ucData)
- tBoolean ROM\_UARTCharsAvail (unsigned long ulBase)
- void ROM\_UARTConfigGetExpClk (unsigned long ulBase, unsigned long ulUARTClk, unsigned long \*pulBaud, unsigned long \*pulConfig)
- void ROM\_UARTConfigSetExpClk (unsigned long ulBase, unsigned long ulUARTClk, unsigned long ulBaud, unsigned long ulConfig)
- void ROM\_UARTDisable (unsigned long ulBase)

- void ROM\_UARTDisableSIR (unsigned long ulBase)
- void ROM\_UARTDMADisable (unsigned long ulBase, unsigned long ulDMAFlags)
- void ROM\_UARTDMAEnable (unsigned long ulBase, unsigned long ulDMAFlags)
- void ROM\_UARTEnable (unsigned long ulBase)
- void ROM\_UARTEnableSIR (unsigned long ulBase, tBoolean bLowPower)
- void ROM\_UARTFIFODisable (unsigned long ulBase)
- void ROM\_UARTFIFOEnable (unsigned long ulBase)
- void ROM\_UARTFIFOLevelGet (unsigned long ulBase, unsigned long \*pulTxLevel, unsigned long \*pulRxLevel)
- void ROM\_UARTFIFOLevelSet (unsigned long ulBase, unsigned long ulTxLevel, unsigned long ulRxLevel)
- void ROM\_UARTIntClear (unsigned long ulBase, unsigned long ulIntFlags)
- void ROM\_UARTIntDisable (unsigned long ulBase, unsigned long ulIntFlags)
- void ROM\_UARTIntEnable (unsigned long ulBase, unsigned long ulIntFlags)
- unsigned long ROM\_UARTIntStatus (unsigned long ulBase, tBoolean bMasked)
- unsigned long ROM\_UARTParityModeGet (unsigned long ulBase)
- void ROM\_UARTParityModeSet (unsigned long ulBase, unsigned long ulParity)
- void ROM\_UARTRxErrorClear (unsigned long ulBase)
- unsigned long ROM\_UARTRxErrorGet (unsigned long ulBase)
- tBoolean ROM\_UARTSpaceAvail (unsigned long ulBase)
- unsigned long ROM\_UARTTxIntModeGet (unsigned long ulBase)
- void ROM\_UARTTxIntModeSet (unsigned long ulBase, unsigned long ulMode)
- void ROM\_UpdateUART (void)

# 22.2.1 Function Documentation

# 22.2.1.1 ROM\_UARTBreakCtl

Causes a BREAK to be sent.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UARTTABLE is an array of pointers located at ROM\_APITABLE[1]. ROM\_UARTBreakCtl is a function pointer located at ROM\_UARTTABLE[16].

# Parameters:

*ulBase* is the base address of the UART port. *bBreakState* controls the output level.

# **Description:**

Calling this function with *bBreakState* set to **true** asserts a break condition on the UART. Calling this function with *bBreakState* set to **false** removes the break condition. For proper transmission of a break command, the break must be asserted for at least two complete frames.

Returns:

None.

# 22.2.1.2 ROM\_UARTBusy

Determines whether the UART transmitter is busy or not.

# Prototype:

tBoolean ROM\_UARTBusy(unsigned long ulBase)

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UARTTABLE is an array of pointers located at ROM\_APITABLE[1]. ROM\_UARTBusy is a function pointer located at ROM\_UARTTABLE[26].

# Parameters:

ulBase is the base address of the UART port.

# **Description:**

Allows the caller to determine whether all transmitted bytes have cleared the transmitter hardware. If **false** is returned, the transmit FIFO is empty and all bits of the last transmitted character, including all stop bits, have left the hardware shift register.

# Returns:

Returns true if the UART is transmitting or false if all transmissions are complete.

# 22.2.1.3 ROM\_UARTCharGet

Waits for a character from the specified port.

# Prototype:

```
long
ROM_UARTCharGet(unsigned long ulBase)
```

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UARTTABLE is an array of pointers located at ROM\_APITABLE[1]. ROM\_UARTCharGet is a function pointer located at ROM\_UARTTABLE[14].

# Parameters:

ulBase is the base address of the UART port.

# **Description:**

Gets a character from the receive FIFO for the specified port. If there are no characters available, this function waits until a character is received before returning.

# **Returns:**

Returns the character read from the specified port, cast as a long.

# 22.2.1.4 ROM\_UARTCharGetNonBlocking

Receives a character from the specified port.

#### Prototype:

long
ROM\_UARTCharGetNonBlocking(unsigned long ulBase)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UARTTABLE is an array of pointers located at ROM\_APITABLE[1]. ROM\_UARTCharGetNonBlocking is a function pointer located at ROM\_UARTTABLE[13].

#### Parameters:

ulBase is the base address of the UART port.

#### **Description:**

Gets a character from the receive FIFO for the specified port.

#### Returns:

Returns the character read from the specified port, cast as a *long*. A **-1** is returned if there are no characters present in the receive FIFO. The ROM\_UARTCharsAvail() function should be called before attempting to call this function.

# 22.2.1.5 ROM\_UARTCharPut

Waits to send a character from the specified port.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UARTTABLE is an array of pointers located at ROM\_APITABLE[1]. ROM\_UARTCharPut is a function pointer located at ROM\_UARTTABLE[0].

### Parameters:

ulBase is the base address of the UART port.

ucData is the character to be transmitted.

#### **Description:**

Sends the character *ucData* to the transmit FIFO for the specified port. If there is no space available in the transmit FIFO, this function waits until there is space available before returning.

#### Returns:

None.

# 22.2.1.6 ROM\_UARTCharPutNonBlocking

Sends a character to the specified port.

# Prototype:

```
tBoolean
ROM_UARTCharPutNonBlocking(unsigned long ulBase,
unsigned char ucData)
```

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UARTTABLE is an array of pointers located at ROM\_APITABLE[1]. ROM\_UARTCharPutNonBlocking is a function pointer located at ROM\_UARTTABLE[15].

#### **Parameters:**

*ulBase* is the base address of the UART port. *ucData* is the character to be transmitted.

#### **Description:**

Writes the character *ucData* to the transmit FIFO for the specified port. This function does not block, so if there is no space available, then a **false** is returned, and the application must retry the function later.

# **Returns:**

Returns **true** if the character was successfully placed in the transmit FIFO or **false** if there was no space available in the transmit FIFO.

# 22.2.1.7 ROM\_UARTCharsAvail

Determines if there are any characters in the receive FIFO.

# Prototype:

```
tBoolean
ROM_UARTCharsAvail(unsigned long ulBase)
```

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UARTTABLE is an array of pointers located at ROM\_APITABLE[1]. ROM\_UARTCharsAvail is a function pointer located at ROM\_UARTTABLE[11].

#### Parameters:

ulBase is the base address of the UART port.

# Description:

This function returns a flag indicating whether or not there is data available in the receive FIFO.

# Returns:

Returns true if there is data in the receive FIFO or false if there is no data in the receive FIFO.

# 22.2.1.8 ROM\_UARTConfigGetExpClk

Gets the current configuration of a UART.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UARTTABLE is an array of pointers located at ROM\_APITABLE[1]. ROM\_UARTConfigGetExpClk is a function pointer located at ROM\_UARTTABLE[6].

# **Parameters:**

ulBase is the base address of the UART port.ulUARTClk is the rate of the clock supplied to the UART module.pulBaud is a pointer to storage for the baud rate.pulConfig is a pointer to storage for the data format.

#### **Description:**

The baud rate and data format for the UART is determined, given an explicitly provided peripheral clock (hence the ExpClk suffix). The returned baud rate is the actual baud rate; it may not be the exact baud rate requested or an "official" baud rate. The data format returned in *pul-Config* is enumerated the same as the *ulConfig* parameter of ROM\_UARTConfigSetExpClk().

The peripheral clock will be the same as the processor clock. This will be the value returned by ROM\_SysCtlClockGet(), or it can be explicitly hard-coded if it is constant and known (to save the code/execution overhead of a call to ROM\_SysCtlClockGet()).

# Returns:

None.

# 22.2.1.9 ROM\_UARTConfigSetExpClk

Sets the configuration of a UART.

# Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UARTTABLE is an array of pointers located at ROM\_APITABLE[1]. ROM\_UARTConfigSetExpClk is a function pointer located at ROM\_UARTTABLE[5].

# Parameters:

ulBase is the base address of the UART port.

*ulUARTCIk* is the rate of the clock supplied to the UART module.

ulBaud is the desired baud rate.

ulConfig is the data format for the port (number of data bits, number of stop bits, and parity).

# **Description:**

This function configures the UART for operation in the specified data format. The baud rate is provided in the *ulBaud* parameter and the data format in the *ulConfig* parameter.

The *ulConfig* parameter is the logical OR of three values: the number of data bits, the number of stop bits, and the parity. UART\_CONFIG\_WLEN\_8, UART\_CONFIG\_WLEN\_7, UART CONFIG WLEN 6, and UART CONFIG WLEN 5 select from eight to five data bits per byte (respectively). UART CONFIG STOP ONE and UART CONFIG STOP TWO bits UART CONFIG PAR NONE, select one or two stop (respectively). UART CONFIG PAR EVEN, UART CONFIG PAR ODD, UART CONFIG PAR ONE, and UART CONFIG PAR ZERO select the parity mode (no parity bit, even parity bit, odd parity bit, parity bit always one, and parity bit always zero, respectively).

The peripheral clock will be the same as the processor clock. This will be the value returned by ROM\_SysCtlClockGet(), or it can be explicitly hard-coded if it is constant and known (to save the code/execution overhead of a call to ROM\_SysCtlClockGet()).

# **Returns:**

None.

# 22.2.1.10 ROM\_UARTDisable

Disables transmitting and receiving.

# Prototype:

void
ROM\_UARTDisable(unsigned long ulBase)

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UARTTABLE is an array of pointers located at ROM\_APITABLE[1]. ROM\_UARTDisable is a function pointer located at ROM\_UARTTABLE[8].

# Parameters:

ulBase is the base address of the UART port.

# **Description:**

Clears the UARTEN, TXE, and RXE bits, then waits for the end of transmission of the current character, and flushes the transmit FIFO.

# **Returns:**

None.

# 22.2.1.11 ROM\_UARTDisableSIR

Disables SIR (IrDA) mode on the specified UART.

#### Prototype:

```
void
ROM_UARTDisableSIR(unsigned long ulBase)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UARTTABLE is an array of pointers located at ROM\_APITABLE[1]. ROM\_UARTDisableSIR is a function pointer located at ROM\_UARTTABLE[10].

#### **Parameters:**

ulBase is the base address of the UART port.

#### **Description:**

Clears the SIREN (IrDA) and SIRLP (Low Power) bits.

#### **Returns:**

None.

# 22.2.1.12 ROM\_UARTDMADisable

#### Disable UART DMA operation.

# Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UARTTABLE is an array of pointers located at ROM\_APITABLE[1]. ROM\_UARTDMADisable is a function pointer located at ROM\_UARTTABLE[23].

#### Parameters:

*ulBase* is the base address of the UART port. *ulDMAFlags* is a bit mask of the DMA features to disable.

#### **Description:**

This function is used to disable UART DMA features that were enabled by ROM\_UARTDMAEnable(). The specified UART DMA features are disabled. The *uIDMAFlags* parameter is the logical OR of any of the following values:

- UART\_DMA\_RX disable DMA for receive
- UART\_DMA\_TX disable DMA for transmit
- UART\_DMA\_ERR\_RXSTOP do not disable DMA receive on UART error

#### Returns:

None.

# 22.2.1.13 ROM\_UARTDMAEnable

Enable UART DMA operation.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UARTTABLE is an array of pointers located at ROM\_APITABLE[1]. ROM\_UARTDMAEnable is a function pointer located at ROM\_UARTTABLE[22].

# Parameters:

*ulBase* is the base address of the UART port. *ulDMAFlags* is a bit mask of the DMA features to enable.

# **Description:**

The specified UART DMA features are enabled. The UART can be configured to use DMA for transmit or receive, and to disable receive if an error occurs. The *ulDMAFlags* parameter is the logical OR of any of the following values:

- UART\_DMA\_RX enable DMA for receive
- UART\_DMA\_TX enable DMA for transmit
- UART\_DMA\_ERR\_RXSTOP disable DMA receive on UART error

# Note:

The uDMA controller must also be set up before DMA can be used with the UART.

# **Returns:**

None.

# 22.2.1.14 ROM\_UARTEnable

Enables transmitting and receiving.

# Prototype:

```
void
ROM_UARTEnable(unsigned long ulBase)
```

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UARTTABLE is an array of pointers located at ROM\_APITABLE[1]. ROM\_UARTEnable is a function pointer located at ROM\_UARTTABLE[7].

# Parameters:

**ulBase** is the base address of the UART port.

# **Description:**

Sets the UARTEN, TXE, and RXE bits, and enables the transmit and receive FIFOs.

# **Returns:**

None.

# 22.2.1.15 ROM\_UARTEnableSIR

Enables SIR (IrDA) mode on the specified UART.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UARTTABLE is an array of pointers located at ROM\_APITABLE[1]. ROM\_UARTEnableSIR is a function pointer located at ROM\_UARTTABLE[9].

# Parameters:

*ulBase* is the base address of the UART port. *bLowPower* indicates if SIR Low Power Mode is to be used.

#### **Description:**

Enables the SIREN control bit for IrDA mode on the UART. If the *bLowPower* flag is set, then SIRLP bit will also be set.

# **Returns:**

None.

# 22.2.1.16 ROM\_UARTFIFODisable

Disables the transmit and receive FIFOs.

# Prototype:

void
ROM\_UARTFIFODisable(unsigned long ulBase)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UARTTABLE is an array of pointers located at ROM\_APITABLE[1]. ROM\_UARTFIFODisable is a function pointer located at ROM\_UARTTABLE[25].

#### Parameters:

ulBase is the base address of the UART port.

#### **Description:**

This functions disables the transmit and receive FIFOs in the UART.

### **Returns:**

None.

# 22.2.1.17 ROM\_UARTFIFOEnable

Enables the transmit and receive FIFOs.

#### **Prototype:**

```
void
ROM_UARTFIFOEnable(unsigned long ulBase)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UARTTABLE is an array of pointers located at ROM\_APITABLE[1]. ROM\_UARTFIFOEnable is a function pointer located at ROM\_UARTTABLE[24].

#### Parameters:

ulBase is the base address of the UART port.

#### **Description:**

This functions enables the transmit and receive FIFOs in the UART.

# Returns:

None.

# 22.2.1.18 ROM\_UARTFIFOLevelGet

Gets the FIFO level at which interrupts are generated.

#### Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UARTTABLE is an array of pointers located at ROM\_APITABLE[1]. ROM\_UARTFIFOLevelGet is a function pointer located at ROM\_UARTTABLE[4].

#### Parameters:

ulBase is the base address of the UART port.

- *pulTxLevel* is a pointer to storage for the transmit FIFO level, returned as one of UART\_FIFO\_TX1\_8, UART\_FIFO\_TX2\_8, UART\_FIFO\_TX4\_8, UART\_FIFO\_TX6\_8, or UART\_FIFO\_TX7\_8.
- pulRxLevel is a pointer to storage for the receive FIFO level, returned as one of UART\_FIFO\_RX1\_8, UART\_FIFO\_RX2\_8, UART\_FIFO\_RX4\_8, UART\_FIFO\_RX6\_8, or UART\_FIFO\_RX7\_8.

#### **Description:**

This function gets the FIFO level at which transmit and receive interrupts are generated.

#### **Returns:**

None.

# 22.2.1.19 ROM\_UARTFIFOLevelSet

Sets the FIFO level at which interrupts are generated.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UARTTABLE is an array of pointers located at ROM\_APITABLE[1]. ROM\_UARTFIFOLevelSet is a function pointer located at ROM\_UARTTABLE[3].

#### **Parameters:**

ulBase is the base address of the UART port.

ulTxLevel is the transmit FIFO interrupt level, specified as one of UART\_FIFO\_TX1\_8, UART\_FIFO\_TX2\_8, UART\_FIFO\_TX4\_8, UART\_FIFO\_TX6\_8, or UART\_FIFO\_TX7\_8. ulRxLevel is the receive FIFO interrupt level, specified as one of UART\_FIFO\_RX1\_8, UART\_FIFO\_RX2\_8, UART\_FIFO\_RX4\_8, UART\_FIFO\_RX6\_8, or UART\_FIFO\_RX7\_8.

#### **Description:**

This function sets the FIFO level at which transmit and receive interrupts are generated.

#### **Returns:**

None.

# 22.2.1.20 ROM\_UARTIntClear

Clears UART interrupt sources.

# Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UARTTABLE is an array of pointers located at ROM\_APITABLE[1]. ROM\_UARTIntClear is a function pointer located at ROM\_UARTTABLE[20].

#### Parameters:

**ulBase** is the base address of the UART port.

ullntFlags is a bit mask of the interrupt sources to be cleared.

#### **Description:**

The specified UART interrupt sources are cleared, so that they no longer assert. This function must be called in the interrupt handler to keep the interrupt from being recognized again immediately upon exit.

The *ullntFlags* parameter has the same definition as the *ullntFlags* parameter to ROM\_UARTIntEnable().

#### Note:

Because there is a write buffer in the Cortex-M3 processor, it may take several clock cycles before the interrupt source is actually cleared. Therefore, it is recommended that the interrupt

source be cleared early in the interrupt handler (as opposed to the very last action) to avoid returning from the interrupt handler before the interrupt source is actually cleared. Failure to do so may result in the interrupt handler being immediately reentered (because the interrupt controller still sees the interrupt source asserted).

# **Returns:**

None.

# 22.2.1.21 ROM\_UARTIntDisable

Disables individual UART interrupt sources.

### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UARTTABLE is an array of pointers located at ROM\_APITABLE[1]. ROM\_UARTIntDisable is a function pointer located at ROM\_UARTTABLE[18].

# Parameters:

*ulBase* is the base address of the UART port. *ulIntFlags* is the bit mask of the interrupt sources to be disabled.

#### **Description:**

Disables the indicated UART interrupt sources. Only the sources that are enabled can be reflected to the processor interrupt; disabled sources have no effect on the processor.

The *ullntFlags* parameter has the same definition as the *ullntFlags* parameter to ROM\_UARTIntEnable().

#### **Returns:**

None.

### 22.2.1.22 ROM\_UARTIntEnable

Enables individual UART interrupt sources.

#### Prototype:

```
void
ROM_UARTIntEnable(unsigned long ulBase,
unsigned long ulIntFlags)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UARTTABLE is an array of pointers located at ROM\_APITABLE[1]. ROM\_UARTINTENable is a function pointer located at ROM\_UARTTABLE[17].

#### **Parameters:**

ulBase is the base address of the UART port.

ulintFlags is the bit mask of the interrupt sources to be enabled.

# **Description:**

Enables the indicated UART interrupt sources. Only the sources that are enabled can be reflected to the processor interrupt; disabled sources have no effect on the processor.

The ulIntFlags parameter is the logical OR of any of the following:

- UART\_INT\_OE Overrun Error interrupt
- UART\_INT\_BE Break Error interrupt
- UART\_INT\_PE Parity Error interrupt
- UART\_INT\_FE Framing Error interrupt
- UART\_INT\_RT Receive Timeout interrupt
- UART\_INT\_TX Transmit interrupt
- UART\_INT\_RX Receive interrupt
- UART\_INT\_DSR DSR interrupt
- **UART INT DCD** DCD interrupt
- **UART INT CTS** CTS interrupt
- UART\_INT\_RI RI interrupt

# **Returns:**

None.

# 22.2.1.23 ROM\_UARTIntStatus

Gets the current interrupt status.

# Prototype:

```
unsigned long
ROM_UARTIntStatus(unsigned long ulBase,
tBoolean bMasked)
```

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UARTTABLE is an array of pointers located at ROM\_APITABLE[1]. ROM\_UARTINtStatus is a function pointer located at ROM\_UARTTABLE[19].

# Parameters:

ulBase is the base address of the UART port.

**bMasked** is **false** if the raw interrupt status is required and **true** if the masked interrupt status is required.

# **Description:**

This returns the interrupt status for the specified UART. Either the raw interrupt status or the status of interrupts that are allowed to reflect to the processor can be returned.

# **Returns:**

Returns the current interrupt status, enumerated as a bit field of values described in ROM\_UARTIntEnable().

# 22.2.1.24 ROM\_UARTParityModeGet

Gets the type of parity currently being used.

#### Prototype:

unsigned long
ROM\_UARTParityModeGet(unsigned long ulBase)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UARTTABLE is an array of pointers located at ROM\_APITABLE[1]. ROM\_UARTParityModeGet is a function pointer located at ROM\_UARTTABLE[2].

#### Parameters:

**ulBase** is the base address of the UART port.

#### **Description:**

This function gets the type of parity used for transmitting data and expected when receiving data.

#### **Returns:**

Returns the current parity settings, specified as one of UART\_CONFIG\_PAR\_NONE, UART\_CONFIG\_PAR\_EVEN, UART\_CONFIG\_PAR\_ODD, UART\_CONFIG\_PAR\_ONE, or UART\_CONFIG\_PAR\_ZERO.

# 22.2.1.25 ROM\_UARTParityModeSet

Sets the type of parity.

#### Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UARTTABLE is an array of pointers located at ROM\_APITABLE[1]. ROM\_UARTParityModeSet is a function pointer located at ROM\_UARTTABLE[1].

# Parameters:

*ulBase* is the base address of the UART port. *ulParity* specifies the type of parity to use.

# **Description:**

Sets the type of parity to use for transmitting and expect when receiving. The *ulPar-ity* parameter must be one of **UART\_CONFIG\_PAR\_NONE**, **UART\_CONFIG\_PAR\_EVEN**, **UART\_CONFIG\_PAR\_ODD**, **UART\_CONFIG\_PAR\_ONE**, or **UART\_CONFIG\_PAR\_ZERO**. The last two allow direct control of the parity bit; it is always either one or zero based on the mode.

#### **Returns:**

None.

# 22.2.1.26 ROM\_UARTRxErrorClear

Clears all reported receiver errors.

# Prototype:

void
ROM\_UARTRxErrorClear(unsigned long ulBase)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UARTTABLE is an array of pointers located at ROM\_APITABLE[1]. ROM\_UARTTxErrorClear is a function pointer located at ROM\_UARTTABLE[30].

#### Parameters:

ulBase is the base address of the UART port.

# **Description:**

This function is used to clear all receiver error conditions reported via ROM\_UARTRxErrorGet(). If using the overrun, framing error, parity error or break interrupts, this function must be called after clearing the interrupt to ensure that later errors of the same type trigger another interrupt.

#### Returns:

None.

# 22.2.1.27 ROM\_UARTRxErrorGet

Gets current receiver errors.

# Prototype:

unsigned long
ROM\_UARTRxErrorGet(unsigned long ulBase)

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UARTTABLE is an array of pointers located at ROM\_APITABLE[1]. ROM\_UARTRxErrorGet is a function pointer located at ROM\_UARTTABLE[29].

#### **Parameters:**

ulBase is the base address of the UART port.

#### **Description:**

This function returns the current state of each of the 4 receiver error sources. The returned errors are equivalent to the four error bits returned via the previous call to ROM\_UARTCharGet() or ROM\_UARTCharGetNonBlocking() with the exception that the overrun error is set immediately the overrun occurs rather than when a character is next read.

#### **Returns:**

Returns a logical OR combination of the receiver error flags, UART\_RXERROR\_FRAMING, UART\_RXERROR\_PARITY, UART\_RXERROR\_BREAK and UART\_RXERROR\_OVERRUN.

# 22.2.1.28 ROM\_UARTSpaceAvail

Determines if there is any space in the transmit FIFO.

#### Prototype:

tBoolean ROM\_UARTSpaceAvail(unsigned long ulBase)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UARTTABLE is an array of pointers located at ROM\_APITABLE[1]. ROM\_UARTSpaceAvail is a function pointer located at ROM\_UARTTABLE[12].

#### Parameters:

ulBase is the base address of the UART port.

#### **Description:**

This function returns a flag indicating whether or not there is space available in the transmit FIFO.

#### **Returns:**

Returns **true** if there is space available in the transmit FIFO or **false** if there is no space available in the transmit FIFO.

# 22.2.1.29 ROM\_UARTTxIntModeGet

Returns the current operating mode for the UART transmit interrupt.

#### Prototype:

unsigned long
ROM\_UARTTxIntModeGet(unsigned long ulBase)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UARTTABLE is an array of pointers located at ROM\_APITABLE[1]. ROM\_UARTTxIntModeGet is a function pointer located at ROM\_UARTTABLE[28].

# Parameters:

**ulBase** is the base address of the UART port.

#### **Description:**

This function returns the current operating mode for the UART transmit interrupt. The return value will be **UART\_TXINT\_MODE\_EOT** if the transmit interrupt is currently set to be asserted once the transmitter is completely idle - the transmit FIFO is empty and all bits, including any stop bits, have cleared the transmitter. The return value will be **UART\_TXINT\_MODE\_FIFO** if the interrupt is set to be asserted based upon the level of the transmit FIFO.

#### **Returns:**

Returns UART\_TXINT\_MODE\_FIFO or UART\_TXINT\_MODE\_EOT.

# 22.2.1.30 ROM\_UARTTxIntModeSet

Sets the operating mode for the UART transmit interrupt.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UARTTABLE is an array of pointers located at ROM\_APITABLE[1]. ROM\_UARTTxIntModeSet is a function pointer located at ROM\_UARTTABLE[27].

#### Parameters:

ulBase is the base address of the UART port.

ulMode is the operating mode for the transmit interrupt. It may be UART\_TXINT\_MODE\_EOT to trigger interrupts when the transmitter is idle or UART\_TXINT\_MODE\_FIFO to trigger based on the current transmit FIFO level.

# **Description:**

This function allows the mode of the UART transmit interrupt to be set. By default, the transmit interrupt is asserted when the FIFO level falls past a threshold set via a call to ROM\_UARTFIFOLevelSet(). Alternatively, if this function is called with *ulMode* set to **UART\_TXINT\_MODE\_EOT**, the transmit interrupt will only be asserted once the transmitter is completely idle - the transmit FIFO is empty and all bits, including any stop bits, have cleared the transmitter.

#### **Returns:**

None.

# 22.2.1.31 ROM\_UpdateUART

Starts an update over the UART0 interface.

# Prototype:

```
void
ROM_UpdateUART(void)
```

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UARTTABLE is an array of pointers located at ROM\_APITABLE[1]. ROM\_UpdateUART is a function pointer located at ROM\_UARTTABLE[21].

#### **Description:**

Calling this function commences an update of the firmware via the UART0 interface. This function assumes that the UART0 interface has already been configured and is currently operational.

#### **Returns:**

Never returns.

# 23 uDMA Controller

Introduction	 
Functions	 

# 23.1 Introduction

The microDMA (uDMA) API provides functions to configure the Stellaris uDMA (Direct Memory Access) controller. The uDMA controller is designed to work with the the ARM Cortex-M3 processor and provides an efficient and low-overhead means of transferring blocks of data in the system.

The uDMA controller has the following features:

- dedicated channels for supported peripherals
- one channel each for receive and transmit for devices with receive and transmit paths
- dedicated channel for software initiated data transfers
- channels can be independently configured and operated
- an arbitration scheme that is configurable per channel
- two levels of priority
- subordinate to Cortex-M3 processor bus usage
- data sizes of 8, 16, or 32 bits
- address increment of byte, half-word, word, or none
- maskable device requests
- optional software initiated transfers on any channel
- interrupt on transfer completion

The uDMA controller supports several different transfer modes, allowing for complex transfer schemes. The following transfer modes are provided:

- Basic mode performs a simple transfer when request is asserted by a device. This is appropriate to use with peripherals where the peripheral asserts the request line whenever data should be transferred. The transfer will stop if request is de-asserted, even if the transfer is not complete.
- Auto-request mode performs a simple transfer that is started by a request, but will always complete the entire transfer, even if request is de-asserted. This is appropriate to use with software initiated transfers.
- Ping-Pong mode is used to transfer data to or from two buffers, switching from one buffer to the other as each buffer fills. This mode is appropriate to use with peripherals as a way to ensure a continuous flow of data to or from the peripheral. However, it is more complex to set up and requires code to manage the ping-pong buffers in the interrupt handler.
- Memory scatter/gather mode is a complex mode that provides a way to set up a list of transfer "tasks" for the uDMA controller. Blocks of data can be transferred to and from arbitrary locations in memory.

Peripheral scatter/gather mode is similar to memory scatter/gather mode except that it is controlled by a peripheral request.

Detailed explanation of the various transfer modes is beyond the scope of this document. Please refer to the device data sheet for more information on the operation of the uDMA controller.

The naming convention for the microDMA controller is to use the Greek letter "mu" to represent "micro". For the purposes of this document, and in the software library function names, a lower case "u" will be used in place of "mu" when the controller is referred to as "uDMA".

The general order of function calls to set up and perform a uDMA transfer is the following:

- ROM\_uDMAEnable() is called once to enable the controller.
- ROM\_uDMAControlBaseSet() is called once to set the channel control table.
- ROM\_uDMAChannelAttributeEnable() is called once or infrequently to configure the behavior of the channel.
- ROM\_uDMAChannelControlSet() is used to set up characteristics of the data transfer. It only needs to be called once if the nature of the data transfer does not change.
- ROM\_uDMAChannelTransferSet() is used to set the buffer pointers and size for a transfer. It is called before each new transfer.
- ROM\_uDMAChannelEnable() enables a channel to perform data transfers.
- ROM\_uDMAChannelRequest() is used to initiate a software based transfer. This is normally not used for peripheral based transfers.

In order to use the uDMA controller, you must first enable it by calling ROM\_uDMAEnable(). You can later disable it, if no longer needed, by calling ROM\_uDMADisable().

Once the uDMA controller is enabled, you must tell it where to find the channel control structures in system memory. This is done by using the function ROM\_uDMAControlBaseSet() and passing a pointer to the base of the channel control structure. The control structure must be allocated by the application. One way to do this is to declare an array of data type char or unsigned char. In order to support all channels and transfer modes, the control table array should be 1024 bytes, but it can be fewer depending on transfer modes used and number of channels actually used.

#### Note:

The control table must be aligned on a 1024 byte boundary.

The uDMA controller supports multiple channels. Each channel has a set of attribute flags to control certain uDMA features and channel behavior. The attribute flags are set with the function ROM\_uDMAChannelAttributeEnable() and cleared with ROM\_uDMAChannelAttributeDisable(). The setting of the channel attribute flags can be queried by using the function ROM\_uDMAChannelAttributeGet().

Next, the control parameters of the DMA transfer must be set. These parameters control the size and address increment of the data items to be transferred. The function ROM\_uDMAChannelControlSet() is used to set up these control parameters.

All of the functions mentioned so far are used only once or infrequently to set up the uDMA channel and transfer. In order to set the transfer addresses, transfer size, and transfer mode, use the function ROM\_uDMAChannelTransferSet(). This function must be called for each new transfer. Once everything is set up, then channel is enabled by calling ROM\_uDMAChannelEnable(), which must be done before each new transfer. The uDMA controller will automatically disable the channel at the completion of a transfer. A channel can be manually disabled by using ROM\_uDMAChannelDisable().

There are additional functions that can be used to query the status of a channel, either from an interrupt handler or in polling fashion. The function ROM\_uDMAChannelSizeGet() is used to find the amount of data remaining to transfer on a channel. This will be zero when a transfer is complete. The function ROM\_uDMAChannelModeGet() can be used to find the transfer mode of a uDMA channel. This is usually used to see if the mode indicates stopped which means that a transfer has completed on a channel that was previously running. The function ROM\_uDMAChannellsEnabled() can be used to determine if a particular channel is enabled.

The uDMA interrupt handler is only for software initiated transfers or errors. uDMA interrupts for a peripheral occur on the peripheral's dedicated interrupt channel, and should be handled by the peripheral interrupt handler. It is not necessary to acknowledge or clear uDMA interrupt sources. They are cleared automatically when they are serviced.

The uDMA interrupt handler should use the function ROM\_uDMAErrorStatusGet() to test if a uDMA error occurred. If so, the interrupt must be cleared by calling ROM\_uDMAErrorStatusClear().

# Note:

Many of the API functions take a channel parameter that includes the logical OR of one of the values **UDMA\_PRI\_SELECT** or **UDMA\_ALT\_SELECT** to choose the primary or alternate control structure. For Basic and Auto transfer modes, only the primary control structure is needed. The alternate control structure is only needed for complex transfer modes of Pingpong or Scatter/gather. Refer to the device data sheet for detailed information about transfer modes.

# 23.2 Functions

# **Functions**

- void ROM\_uDMAChannelAttributeDisable (unsigned long ulChannelNum, unsigned long ulAttr)
- void ROM\_uDMAChannelAttributeEnable (unsigned long ulChannelNum, unsigned long ulAttr)
- unsigned long ROM\_uDMAChannelAttributeGet (unsigned long ulChannelNum)
- void ROM\_uDMAChannelControlSet (unsigned long ulChannelStructIndex, unsigned long ul-Control)
- void ROM\_uDMAChannelDisable (unsigned long ulChannelNum)
- void ROM\_uDMAChannelEnable (unsigned long ulChannelNum)
- tBoolean ROM\_uDMAChannellsEnabled (unsigned long ulChannelNum)
- unsigned long ROM\_uDMAChannelModeGet (unsigned long ulChannelStructIndex)
- void ROM\_uDMAChannelRequest (unsigned long ulChannelNum)
- void ROM\_uDMAChannelScatterGatherSet (unsigned long ulChannelNum, unsigned ul-TaskCount, void \*pvTaskList, unsigned long ullsPeriphSG)
- void ROM\_uDMAChannelSelectDefault (unsigned long ulDefPeriphs)
- void ROM\_uDMAChannelSelectSecondary (unsigned long ulSecPeriphs)
- unsigned long ROM\_uDMAChannelSizeGet (unsigned long ulChannelStructIndex)
- void ROM\_uDMAChannelTransferSet (unsigned long ulChannelStructIndex, unsigned long ulMode, void \*pvSrcAddr, void \*pvDstAddr, unsigned long ulTransferSize)
- void \* ROM\_uDMAControlAlternateBaseGet (void)
- void \* ROM\_uDMAControlBaseGet (void)

- void ROM\_uDMAControlBaseSet (void \*pControlTable)
- void ROM\_uDMADisable (void)
- void ROM\_uDMAEnable (void)
- void ROM\_uDMAErrorStatusClear (void)
- unsigned long ROM\_uDMAErrorStatusGet (void)

# 23.2.1 Function Documentation

# 23.2.1.1 ROM\_uDMAChannelAttributeDisable

Disables attributes of a uDMA channel.

#### Prototype:

#### **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.

ROM_UDMATABLE is an array of pointers located at ROM_APITABLE[17].

ROM_uDMAChannelAttributeDisable is a function pointer located at

ROM_UDMATABLE[12].
```

#### Parameters:

*ulChannelNum* is the channel to configure.

ulAttr is a combination of attributes for the channel.

#### **Description:**

This function is used to disable attributes of a uDMA channel.

The *ulChannelNum* parameter must be only one of the following values:

- UDMA\_CHANNEL\_ADC0
- UDMA\_CHANNEL\_ADC1
- UDMA\_CHANNEL\_ADC2
- UDMA\_CHANNEL\_ADC3
- UDMA\_SEC\_CHANNEL\_ADC10
- UDMA\_SEC\_CHANNEL\_ADC11
- UDMA SEC CHANNEL ADC12
- UDMA\_SEC\_CHANNEL\_ADC13
- **UDMA SEC CHANNEL EPIORX**
- UDMA\_SEC\_CHANNEL\_EPIOTX
- UDMA CHANNEL ETHORX
- **UDMA CHANNEL ETHOTX**
- UDMA\_CHANNEL\_I2SORX
- UDMA CHANNEL I2S0TX
- UDMA CHANNEL SSIORX
- UDMA CHANNEL SSI0TX
- UDMA\_CHANNEL\_SSI1RX

- UDMA\_CHANNEL\_SSI1TX
- UDMA\_SEC\_CHANNEL\_SSI1RX
- UDMA\_SEC\_CHANNEL\_SSI1TX
- UDMA\_CHANNEL\_TMR0A
- **UDMA CHANNEL TMR0B**
- UDMA CHANNEL TMR1A
- UDMA\_CHANNEL\_TMR1B
- UDMA\_SEC\_CHANNEL\_TMR1A
- UDMA SEC CHANNEL TMR1B
- UDMA\_SEC\_CHANNEL\_TMR2A\_4
- UDMA\_SEC\_CHANNEL\_TMR2B\_5
- UDMA\_SEC\_CHANNEL\_TMR2A\_6
- UDMA\_SEC\_CHANNEL\_TMR2B\_7
- UDMA\_SEC\_CHANNEL\_TMR2A\_14
- UDMA\_SEC\_CHANNEL\_TMR2B\_15
- UDMA SEC CHANNEL TMR3A
- **UDMA SEC CHANNEL TMR3B**
- **UDMA CHANNEL UARTORX**
- UDMA CHANNEL UARTOTX
- UDMA CHANNEL UART1RX
- UDMA\_CHANNEL\_UART1TX
- UDMA\_SEC\_CHANNEL\_UART1RX
- UDMA SEC CHANNEL UART1TX
- UDMA\_SEC\_CHANNEL\_UART2RX\_0
- UDMA SEC CHANNEL UART2TX 1
- UDMA\_SEC\_CHANNEL\_UART2RX\_12
- UDMA\_SEC\_CHANNEL\_UART2TX\_13
- UDMA\_CHANNEL\_USBEP1RX
- UDMA\_CHANNEL\_USBEP1TX
- UDMA CHANNEL USBEP2RX
- UDMA\_CHANNEL\_USBEP2TX
- UDMA\_CHANNEL\_USBEP3RX
- UDMA CHANNEL USBEP3TX
- UDMA CHANNEL SW
- UDMA\_SEC\_CHANNEL\_SW

The ulAttr parameter is the logical OR of any of the following:

- UDMA\_ATTR\_USEBURST is used to restrict transfers to use only a burst mode.
- UDMA\_ATTR\_ALTSELECT is used to select the alternate control structure for this channel.
- UDMA\_ATTR\_HIGH\_PRIORITY is used to set this channel to high priority.
- UDMA\_ATTR\_REQMASK is used to mask the hardware request signal from the peripheral for this channel.

#### **Returns:**

None.

# 23.2.1.2 ROM\_uDMAChannelAttributeEnable

Enables attributes of a uDMA channel.

#### Prototype:

#### **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.

ROM_UDMATABLE is an array of pointers located at ROM_APITABLE[17].

ROM_uDMAChannelAttributeEnable is a function pointer located at

ROM_UDMATABLE[11].
```

#### Parameters:

*ulChannelNum* is the channel to configure. *ulAttr* is a combination of attributes for the channel.

#### **Description:**

This function is used to enable attributes of a uDMA channel.

The *ulChannelNum* parameter must be only one of the following values:

- UDMA\_CHANNEL\_ADC0
- UDMA\_CHANNEL\_ADC1
- UDMA\_CHANNEL\_ADC2
- UDMA\_CHANNEL\_ADC3
- UDMA\_SEC\_CHANNEL\_ADC10
- UDMA\_SEC\_CHANNEL\_ADC11
- UDMA\_SEC\_CHANNEL\_ADC12
- UDMA SEC CHANNEL ADC13
- UDMA SEC CHANNEL EPIORX
- UDMA\_SEC\_CHANNEL\_EPIOTX
- UDMA\_CHANNEL\_ETHORX
- **UDMA CHANNEL ETHOTX**
- UDMA\_CHANNEL\_I2SORX
- UDMA CHANNEL I2S0TX
- UDMA\_CHANNEL\_SSIORX
- UDMA\_CHANNEL\_SSIOTX
- UDMA CHANNEL SSI1RX
- UDMA\_CHANNEL\_SSI1TX
- UDMA SEC CHANNEL SSI1RX
- UDMA\_SEC\_CHANNEL\_SSI1TX
- **UDMA CHANNEL TMR0A**
- **UDMA CHANNEL TMR0B**
- UDMA\_CHANNEL\_TMR1A
- UDMA\_CHANNEL\_TMR1B
- UDMA\_SEC\_CHANNEL\_TMR1A
- UDMA\_SEC\_CHANNEL\_TMR1B

- **UDMA SEC CHANNEL TMR2A 4**
- UDMA\_SEC\_CHANNEL\_TMR2B\_5
- **UDMA SEC CHANNEL TMR2A 6**
- UDMA\_SEC\_CHANNEL\_TMR2B\_7
- UDMA\_SEC\_CHANNEL\_TMR2A\_14
- UDMA\_SEC\_CHANNEL\_TMR2B\_15
- UDMA\_SEC\_CHANNEL\_TMR3A
- UDMA\_SEC\_CHANNEL\_TMR3B
- UDMA\_CHANNEL\_UARTORX
- UDMA\_CHANNEL\_UARTOTX
- **UDMA CHANNEL UART1RX**
- UDMA\_CHANNEL\_UART1TX
- UDMA SEC CHANNEL UART1RX
- UDMA\_SEC\_CHANNEL\_UART1TX
- UDMA\_SEC\_CHANNEL\_UART2RX\_0
- UDMA SEC CHANNEL UART2TX 1
- **UDMA SEC CHANNEL UART2RX 12**
- UDMA\_SEC\_CHANNEL\_UART2TX\_13
- UDMA CHANNEL USBEP1RX
- UDMA CHANNEL USBEP1TX
- UDMA\_CHANNEL\_USBEP2RX
- UDMA\_CHANNEL\_USBEP2TX
- UDMA CHANNEL USBEP3RX
- UDMA\_CHANNEL\_USBEP3TX
- UDMA CHANNEL SW
- UDMA\_SEC\_CHANNEL\_SW

The *ulAttr* parameter is the logical OR of any of the following:

- UDMA\_ATTR\_USEBURST is used to restrict transfers to use only a burst mode.
- UDMA\_ATTR\_ALTSELECT is used to select the alternate control structure for this channel (it is very unlikely that this flag should be used).
- UDMA\_ATTR\_HIGH\_PRIORITY is used to set this channel to high priority.
- UDMA\_ATTR\_REQMASK is used to mask the hardware request signal from the peripheral for this channel.

#### **Returns:**

None.

# 23.2.1.3 ROM\_uDMAChannelAttributeGet

Gets the enabled attributes of a uDMA channel.

# Prototype:

```
unsigned long
ROM_uDMAChannelAttributeGet(unsigned long ulChannelNum)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UDMATABLE is an array of pointers located at ROM\_APITABLE[17]. ROM\_uDMAChannelAttributeGet is a function pointer located at ROM\_UDMATABLE[13].

#### Parameters:

ulChannelNum is the channel to configure.

#### **Description:**

This function returns a combination of flags representing the attributes of the uDMA channel.

The *ulChannelNum* parameter must be only one of the following values:

- UDMA\_CHANNEL\_ADC0
- UDMA\_CHANNEL\_ADC1
- UDMA\_CHANNEL\_ADC2
- UDMA\_CHANNEL\_ADC3
- UDMA\_SEC\_CHANNEL\_ADC10
- UDMA\_SEC\_CHANNEL\_ADC11
- UDMA\_SEC\_CHANNEL\_ADC12
- UDMA\_SEC\_CHANNEL\_ADC13
- UDMA\_SEC\_CHANNEL\_EPIORX
- UDMA\_SEC\_CHANNEL\_EPIOTX
- UDMA\_CHANNEL\_ETHORX
- UDMA\_CHANNEL\_ETH0TX
- UDMA CHANNEL I2S0RX
- **UDMA CHANNEL I2S0TX**
- **UDMA CHANNEL SSIORX**
- UDMA CHANNEL SSI0TX
- UDMA\_CHANNEL\_SSI1RX
- **UDMA CHANNEL SSI1TX**
- UDMA SEC CHANNEL SSI1RX
- UDMA\_SEC\_CHANNEL\_SSI1TX
- UDMA\_CHANNEL\_TMR0A
- UDMA\_CHANNEL\_TMR0B
- UDMA\_CHANNEL\_TMR1A
- UDMA CHANNEL TMR1B
- UDMA\_SEC\_CHANNEL\_TMR1A
- UDMA SEC CHANNEL TMR1B
- UDMA\_SEC\_CHANNEL\_TMR2A\_4
- UDMA SEC CHANNEL TMR2B 5
- UDMA SEC CHANNEL TMR2A 6
- UDMA\_SEC\_CHANNEL\_TMR2B\_7
- UDMA SEC CHANNEL TMR2A 14
- UDMA\_SEC\_CHANNEL\_TMR2B\_15
- UDMA\_SEC\_CHANNEL\_TMR3A
- UDMA\_SEC\_CHANNEL\_TMR3B
- UDMA\_CHANNEL\_UARTORX

- UDMA\_CHANNEL\_UARTOTX
- UDMA\_CHANNEL\_UART1RX
- **UDMA CHANNEL UART1TX**
- UDMA\_SEC\_CHANNEL\_UART1RX
- UDMA\_SEC\_CHANNEL\_UART1TX
- UDMA\_SEC\_CHANNEL\_UART2RX\_0
- UDMA\_SEC\_CHANNEL\_UART2TX\_1
- UDMA\_SEC\_CHANNEL\_UART2RX\_12
- UDMA\_SEC\_CHANNEL\_UART2TX\_13
- UDMA\_CHANNEL\_USBEP1RX
- UDMA CHANNEL USBEP1TX
- UDMA CHANNEL USBEP2RX
- **UDMA CHANNEL USBEP2TX**
- UDMA\_CHANNEL\_USBEP3RX
- UDMA CHANNEL USBEP3TX
- UDMA\_CHANNEL\_SW
- UDMA\_SEC\_CHANNEL\_SW

#### **Returns:**

Returns the logical OR of the attributes of the uDMA channel, which can be any of the following:

- UDMA\_ATTR\_USEBURST is used to restrict transfers to use only a burst mode.
- UDMA\_ATTR\_ALTSELECT is used to select the alternate control structure for this channel.
- UDMA\_ATTR\_HIGH\_PRIORITY is used to set this channel to high priority.
- UDMA\_ATTR\_REQMASK is used to mask the hardware request signal from the peripheral for this channel.

# 23.2.1.4 ROM\_uDMAChannelControlSet

Sets the control parameters for a uDMA channel control structure.

# Prototype:

# ROM Location:

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UDMATABLE is an array of pointers located at ROM\_APITABLE[17]. ROM\_uDMAChannelControlSet is a function pointer located at ROM\_UDMATABLE[14].

#### Parameters:

ulChannelStructIndex is the logical OR of the uDMA channel number with UDMA\_PRI\_SELECT or UDMA\_ALT\_SELECT.

ulControl is logical OR of several control values to set the control parameters for the channel.

#### **Description:**

This function is used to set control parameters for a uDMA transfer. These are typically parameters that are not changed often.

The *ulChannelStructIndex* parameter should be the logical OR of the channel number with one of **UDMA\_PRI\_SELECT** or **UDMA\_ALT\_SELECT** to choose whether the primary or alternate data structure is used.

The *ulControl* parameter is the logical OR of five values: the data size, the source address increment, the destination address increment, the arbitration size, and the use burst flag. The choices available for each of these values is described below.

Choose the data size from one of **UDMA\_SIZE\_8**, **UDMA\_SIZE\_16**, or **UDMA\_SIZE\_32** to select a data size of 8, 16, or 32 bits.

Choose the source address increment from one of UDMA\_SRC\_INC\_8, UDMA\_SRC\_INC\_16, UDMA\_SRC\_INC\_32, or UDMA\_SRC\_INC\_NONE to select an address increment of 8-bit bytes, 16-bit halfwords, 32-bit words, or to select non-incrementing.

Choose the destination address increment from one of UDMA\_DST\_INC\_8, UDMA\_DST\_INC\_16, UDMA\_DST\_INC\_32, or UDMA\_DST\_INC\_NONE to select an address increment of 8-bit bytes, 16-bit halfwords, 32-bit words, or to select non-incrementing.

The arbitration size determines how many items are transferred before the uDMA controller rearbitrates for the bus. Choose the arbitration size from one of UDMA\_ARB\_1, UDMA\_ARB\_2, UDMA\_ARB\_4, UDMA\_ARB\_8, through UDMA\_ARB\_1024 to select the arbitration size from 1 to 1024 items, in powers of 2.

The value **UDMA\_NEXT\_USEBURST** is used to force the channel to only respond to burst requests at the tail end of a scatter-gather transfer.

#### Note:

The address increment cannot be smaller than the data size.

#### Returns:

None.

# 23.2.1.5 ROM\_uDMAChannelDisable

Disables a uDMA channel for operation.

#### Prototype:

void

ROM\_uDMAChannelDisable(unsigned long ulChannelNum)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UDMATABLE is an array of pointers located at ROM\_APITABLE[17]. ROM\_uDMAChannelDisable is a function pointer located at ROM\_UDMATABLE[6].

#### Parameters:

ulChannelNum is the channel number to disable.

#### **Description:**

This function disables a specific uDMA channel. Once disabled, a channel will not respond to uDMA transfer requests until re-enabled via ROM\_uDMAChannelEnable().

The *ulChannelNum* parameter must be only one of the following values:

- UDMA\_CHANNEL\_ADC0
- UDMA\_CHANNEL\_ADC1
- UDMA\_CHANNEL\_ADC2
- UDMA\_CHANNEL\_ADC3
- UDMA\_SEC\_CHANNEL\_ADC10
- UDMA\_SEC\_CHANNEL\_ADC11
- UDMA\_SEC\_CHANNEL\_ADC12
- UDMA\_SEC\_CHANNEL\_ADC13
- UDMA SEC CHANNEL EPIORX
- UDMA SEC CHANNEL EPIOTX
- UDMA\_CHANNEL\_ETHORX
- **UDMA CHANNEL ETHOTX**
- UDMA CHANNEL I2SORX
- UDMA CHANNEL I2S0TX
- UDMA\_CHANNEL\_SSIORX
- UDMA CHANNEL SSI0TX
- UDMA CHANNEL SSI1RX
- UDMA\_CHANNEL\_SSI1TX
- UDMA\_SEC\_CHANNEL\_SSI1RX
- UDMA SEC CHANNEL SSI1TX
- UDMA\_CHANNEL\_TMR0A
- **UDMA CHANNEL TMR0B**
- UDMA\_CHANNEL\_TMR1A
- UDMA CHANNEL TMR1B
- UDMA\_SEC\_CHANNEL\_TMR1A
- UDMA SEC CHANNEL TMR1B
- UDMA SEC CHANNEL TMR2A 4
- UDMA\_SEC\_CHANNEL\_TMR2B\_5
- **UDMA SEC CHANNEL TMR2A 6**
- UDMA\_SEC\_CHANNEL\_TMR2B\_7
- UDMA SEC CHANNEL TMR2A 14
- UDMA\_SEC\_CHANNEL\_TMR2B\_15
- UDMA SEC CHANNEL TMR3A
- UDMA\_SEC\_CHANNEL\_TMR3B
- **UDMA CHANNEL UARTORX**
- UDMA\_CHANNEL\_UARTOTX
- UDMA\_CHANNEL\_UART1RX
- UDMA CHANNEL UART1TX
- UDMA\_SEC\_CHANNEL\_UART1RX
- UDMA\_SEC\_CHANNEL\_UART1TX
- UDMA SEC CHANNEL UART2RX 0
- UDMA SEC CHANNEL UART2TX 1
- UDMA\_SEC\_CHANNEL\_UART2RX\_12
- UDMA\_SEC\_CHANNEL\_UART2TX\_13

- UDMA\_CHANNEL\_USBEP1RX
- UDMA\_CHANNEL\_USBEP1TX
- UDMA CHANNEL USBEP2RX
- UDMA CHANNEL USBEP2TX
- UDMA CHANNEL USBEP3RX
- UDMA CHANNEL USBEP3TX
- UDMA\_CHANNEL\_SW
- **UDMA SEC CHANNEL SW**

Returns:

None.

# 23.2.1.6 ROM\_uDMAChannelEnable

Enables a uDMA channel for operation.

#### Prototype:

```
void
ROM_uDMAChannelEnable(unsigned long ulChannelNum)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UDMATABLE is an array of pointers located at ROM\_APITABLE[17]. ROM\_uDMAChannelEnable is a function pointer located at ROM\_UDMATABLE[5].

#### Parameters:

ulChannelNum is the channel number to enable.

#### **Description:**

This function enables a specific uDMA channel for use. This function must be used to enable a channel before it can be used to perform a uDMA transfer.

When a uDMA transfer is completed, the channel will be automatically disabled by the uDMA controller. Therefore, this function should be called prior to starting up any new transfer.

The *ulChannelNum* parameter must be only one of the following values:

- UDMA\_CHANNEL\_ADC0
- UDMA\_CHANNEL\_ADC1
- **UDMA CHANNEL ADC2**
- UDMA\_CHANNEL\_ADC3
- UDMA\_SEC\_CHANNEL\_ADC10
- UDMA SEC CHANNEL ADC11
- UDMA SEC CHANNEL ADC12
- UDMA SEC CHANNEL ADC13
- UDMA\_SEC\_CHANNEL\_EPIORX
- UDMA SEC CHANNEL EPIOTX
- **UDMA CHANNEL ETHORX**
- UDMA\_CHANNEL\_ETHOTX
- UDMA\_CHANNEL\_I2SORX
- UDMA\_CHANNEL\_I2S0TX
- **UDMA CHANNEL SSIORX**
- UDMA\_CHANNEL\_SSI0TX
- UDMA CHANNEL SSI1RX
- UDMA\_CHANNEL\_SSI1TX
- UDMA\_SEC\_CHANNEL\_SSI1RX
- UDMA\_SEC\_CHANNEL\_SSI1TX
- UDMA\_CHANNEL\_TMR0A
- UDMA\_CHANNEL\_TMR0B
- UDMA\_CHANNEL\_TMR1A
- UDMA\_CHANNEL\_TMR1B
- UDMA\_SEC\_CHANNEL\_TMR1A
- UDMA\_SEC\_CHANNEL\_TMR1B
- UDMA\_SEC\_CHANNEL\_TMR2A\_4
- UDMA\_SEC\_CHANNEL\_TMR2B\_5
- UDMA\_SEC\_CHANNEL\_TMR2A\_6
- UDMA\_SEC\_CHANNEL\_TMR2B\_7
- UDMA SEC CHANNEL TMR2A 14
- UDMA SEC CHANNEL TMR2B 15
- UDMA SEC CHANNEL TMR3A
- UDMA\_SEC\_CHANNEL\_TMR3B
- UDMA\_CHANNEL\_UARTORX
- **UDMA CHANNEL UARTOTX**
- UDMA\_CHANNEL\_UART1RX
- **UDMA CHANNEL UART1TX**
- UDMA\_SEC\_CHANNEL\_UART1RX
- UDMA\_SEC\_CHANNEL\_UART1TX
- UDMA\_SEC\_CHANNEL\_UART2RX\_0
- UDMA\_SEC\_CHANNEL\_UART2TX\_1
- UDMA SEC CHANNEL UART2RX 12
- UDMA\_SEC\_CHANNEL\_UART2TX\_13
- UDMA CHANNEL USBEP1RX
- **UDMA CHANNEL USBEP1TX**
- UDMA\_CHANNEL\_USBEP2RX
- UDMA\_CHANNEL\_USBEP2TX
- UDMA\_CHANNEL\_USBEP3RX
- UDMA\_CHANNEL\_USBEP3TX
- UDMA CHANNEL SW
- UDMA\_SEC\_CHANNEL\_SW

None.

## 23.2.1.7 ROM\_uDMAChannellsEnabled

Checks if a uDMA channel is enabled for operation.

#### Prototype:

```
tBoolean
ROM_uDMAChannelIsEnabled(unsigned long ulChannelNum)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UDMATABLE is an array of pointers located at ROM\_APITABLE[17]. ROM\_uDMAChannellsEnabled is a function pointer located at ROM\_UDMATABLE[7].

#### Parameters:

ulChannelNum is the channel number to check.

#### **Description:**

This function checks to see if a specific uDMA channel is enabled. This can be used to check the status of a transfer, since the channel will be automatically disabled at the end of a transfer.

The ulChannelNum parameter must be only one of the following values:

- UDMA\_CHANNEL\_ADC0
- UDMA\_CHANNEL\_ADC1
- UDMA\_CHANNEL\_ADC2
- UDMA\_CHANNEL\_ADC3
- UDMA\_SEC\_CHANNEL\_ADC10
- UDMA\_SEC\_CHANNEL\_ADC11
- UDMA\_SEC\_CHANNEL\_ADC12
- UDMA SEC CHANNEL ADC13
- **UDMA SEC CHANNEL EPIORX**
- UDMA\_SEC\_CHANNEL\_EPIOTX
- UDMA\_CHANNEL\_ETHORX
- UDMA\_CHANNEL\_ETHOTX
- UDMA\_CHANNEL\_I2SORX
- UDMA\_CHANNEL\_I2S0TX
- UDMA CHANNEL SSIORX
- UDMA\_CHANNEL\_SSI0TX
- UDMA CHANNEL SSI1RX
- UDMA\_CHANNEL\_SSI1TX
- UDMA SEC CHANNEL SSI1RX
- UDMA\_SEC\_CHANNEL\_SSI1TX
- UDMA CHANNEL TMR0A
- UDMA CHANNEL TMR0B
- UDMA CHANNEL TMR1A
- UDMA CHANNEL TMR1B
- UDMA SEC CHANNEL TMR1A
- UDMA SEC CHANNEL TMR1B
- UDMA\_SEC\_CHANNEL\_TMR2A\_4
- UDMA\_SEC\_CHANNEL\_TMR2B\_5

- UDMA\_SEC\_CHANNEL\_TMR2A\_6
- UDMA\_SEC\_CHANNEL\_TMR2B\_7
- UDMA SEC CHANNEL TMR2A 14
- UDMA\_SEC\_CHANNEL\_TMR2B\_15
- UDMA\_SEC\_CHANNEL\_TMR3A
- UDMA\_SEC\_CHANNEL\_TMR3B
- UDMA\_CHANNEL\_UARTORX
- UDMA\_CHANNEL\_UARTOTX
- UDMA\_CHANNEL\_UART1RX
- UDMA\_CHANNEL\_UART1TX
- UDMA\_SEC\_CHANNEL\_UART1RX
- UDMA\_SEC\_CHANNEL\_UART1TX
- UDMA\_SEC\_CHANNEL\_UART2RX\_0
- UDMA\_SEC\_CHANNEL\_UART2TX\_1
- UDMA\_SEC\_CHANNEL\_UART2RX\_12
- UDMA\_SEC\_CHANNEL\_UART2TX\_13
- UDMA\_CHANNEL\_USBEP1RX
- UDMA\_CHANNEL\_USBEP1TX
- UDMA\_CHANNEL\_USBEP2RX
- UDMA\_CHANNEL\_USBEP2TX
- UDMA CHANNEL USBEP3RX
- UDMA\_CHANNEL\_USBEP3TX
- UDMA CHANNEL SW
- UDMA\_SEC\_CHANNEL\_SW

Returns true if the channel is enabled, false if disabled.

## 23.2.1.8 ROM\_uDMAChannelModeGet

Gets the transfer mode for a uDMA channel control structure.

#### Prototype:

unsigned long
ROM\_uDMAChannelModeGet(unsigned long ulChannelStructIndex)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UDMATABLE is an array of pointers located at ROM\_APITABLE[17]. ROM\_uDMAChannelModeGet is a function pointer located at ROM\_UDMATABLE[16].

#### Parameters:

ulChannelStructIndex is the logical OR of the uDMA channel number with either UDMA\_PRI\_SELECT or UDMA\_ALT\_SELECT.

#### **Description:**

This function is used to get the transfer mode for the uDMA channel. It can be used to query the status of a transfer on a channel. When the transfer is complete the mode will be **UDMA\_MODE\_STOP**.

Returns the transfer mode of the specified channel and control structure, which will be one of the following values: UDMA\_MODE\_STOP, UDMA\_MODE\_BASIC, UDMA\_MODE\_AUTO, UDMA\_MODE\_PINGPONG, UDMA\_MODE\_MEM\_SCATTER\_GATHER, or UDMA\_MODE\_PER\_SCATTER\_GATHER.

## 23.2.1.9 ROM\_uDMAChannelRequest

Requests a uDMA channel to start a transfer.

#### Prototype:

void
ROM\_uDMAChannelRequest(unsigned long ulChannelNum)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UDMATABLE is an array of pointers located at ROM\_APITABLE[17]. ROM\_uDMAChannelRequest is a function pointer located at ROM\_UDMATABLE[10].

#### Parameters:

ulChannelNum is the channel number on which to request a uDMA transfer.

#### **Description:**

This function allows software to request a uDMA channel to begin a transfer. This could be used for performing a memory to memory transfer, or if for some reason a transfer needs to be initiated by software instead of the peripheral associated with that channel.

The *ulChannelNum* parameter must be only one of the following values:

- UDMA\_CHANNEL\_ADC0
- UDMA\_CHANNEL\_ADC1
- UDMA\_CHANNEL\_ADC2
- UDMA\_CHANNEL\_ADC3
- UDMA\_SEC\_CHANNEL\_ADC10
- UDMA SEC CHANNEL ADC11
- UDMA\_SEC\_CHANNEL\_ADC12
- UDMA SEC CHANNEL ADC13
- UDMA SEC CHANNEL EPIORX
- UDMA\_SEC\_CHANNEL\_EPI0TX
- UDMA CHANNEL ETHORX
- UDMA\_CHANNEL\_ETH0TX
- UDMA CHANNEL I2SORX
- UDMA CHANNEL I2S0TX
- UDMA CHANNEL SSIORX
- UDMA CHANNEL SSI0TX
- UDMA CHANNEL SSI1RX
- UDMA\_CHANNEL\_SSI1TX
- UDMA SEC CHANNEL SSI1RX
- UDMA\_SEC\_CHANNEL\_SSI1TX

- UDMA\_CHANNEL\_TMR0A
- **UDMA CHANNEL TMR0B**
- UDMA CHANNEL TMR1A
- UDMA\_CHANNEL\_TMR1B
- UDMA\_SEC\_CHANNEL\_TMR1A
- UDMA\_SEC\_CHANNEL\_TMR1B
- UDMA\_SEC\_CHANNEL\_TMR2A\_4
- UDMA\_SEC\_CHANNEL\_TMR2B\_5
- UDMA\_SEC\_CHANNEL\_TMR2A\_6
- UDMA\_SEC\_CHANNEL\_TMR2B\_7
- UDMA\_SEC\_CHANNEL\_TMR2A\_14
- UDMA\_SEC\_CHANNEL\_TMR2B\_15
- UDMA\_SEC\_CHANNEL\_TMR3A
- UDMA\_SEC\_CHANNEL\_TMR3B
- UDMA\_CHANNEL\_UARTORX
- UDMA\_CHANNEL\_UARTOTX
- **UDMA CHANNEL UART1RX**
- UDMA\_CHANNEL\_UART1TX
- UDMA SEC CHANNEL UART1RX
- UDMA\_SEC\_CHANNEL\_UART1TX
- UDMA\_SEC\_CHANNEL\_UART2RX\_0
- UDMA\_SEC\_CHANNEL\_UART2TX\_1
- UDMA SEC CHANNEL UART2RX 12
- UDMA\_SEC\_CHANNEL\_UART2TX\_13
- UDMA\_CHANNEL\_USBEP1RX
- UDMA\_CHANNEL\_USBEP1TX
- UDMA\_CHANNEL\_USBEP2RX
- UDMA\_CHANNEL\_USBEP2TX
- UDMA\_CHANNEL\_USBEP3RX
- UDMA\_CHANNEL\_USBEP3TX
- UDMA\_CHANNEL\_SW
- UDMA\_SEC\_CHANNEL\_SW

#### Note:

If the channel is **UDMA\_CHANNEL\_SW** and interrupts are used, then the completion will be signaled on the uDMA dedicated interrupt. If a peripheral channel is used, then the completion will be signaled on the peripheral's interrupt.

#### **Returns:**

None.

## 23.2.1.10 ROM\_uDMAChannelScatterGatherSet

Configures a uDMA channel for scatter-gather mode.

#### Prototype:

#### **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.

ROM_UDMATABLE is an array of pointers located at ROM_APITABLE[17].

ROM_uDMAChannelScatterGatherSet is a function pointer located at

ROM_UDMATABLE[22].
```

#### **Parameters:**

ulChannelNum is the uDMA channel number.

ulTaskCount is the number of scatter-gather tasks to execute.

*pvTaskList* is a pointer to the beginning of the scatter-gather task list.

**ullsPeriphSG** is a flag to indicate it is a peripheral scatter-gather transfer (else it will be memory scatter-gather transfer)

#### **Description:**

This function is used to configure a channel for scatter-gather mode. The caller must have already set up a task list, and pass a pointer to the start of the task list as the *pvTaskList* parameter. The *ulTaskCount* parameter is the count of tasks in the task list, not the size of the task list. The flag *blsPeriphSG* should be used to indicate if the scatter-gather should be configured for a peripheral or memory scatter-gather operation.

#### Returns:

None.

## 23.2.1.11 ROM\_uDMAChannelSelectDefault

Selects the default peripheral for a set of uDMA channels.

#### Prototype:

void
ROM\_uDMAChannelSelectDefault(unsigned long ulDefPeriphs)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UDMATABLE is an array of pointers located at ROM\_APITABLE[17]. ROM\_uDMAChannelSelectDefault is a function pointer located at ROM\_UDMATABLE[18].

#### Parameters:

*ulDefPeriphs* is the logical or of the uDMA channels for which to use the default peripheral, instead of the secondary peripheral.

#### **Description:**

This function is used to select the default peripheral assignment for a set of uDMA channels.

The parameter *ulDefPeriphs* can be the logical OR of any of the following macros. If one of the macros below is in the list passed to this function, then the default peripheral (marked as \_**DEF\_**) will be selected.

- UDMA\_DEF\_USBEP1RX\_SEC\_UART2RX
- UDMA\_DEF\_USBEP1TX\_SEC\_UART2TX
- UDMA\_DEF\_USBEP2RX\_SEC\_TMR3A
- UDMA DEF USBEP2TX SEC TMR3B
- UDMA DEF USBEP3RX SEC TMR2A
- UDMA DEF USBEP3TX SEC TMR2B
- UDMA\_DEF\_ETHORX\_SEC\_TMR2A
- UDMA\_DEF\_ETH0TX\_SEC\_TMR2B
- UDMA\_DEF\_UARTORX\_SEC\_UART1RX
- UDMA\_DEF\_UART0TX\_SEC\_UART1TX
- UDMA\_DEF\_SSIORX\_SEC\_SSI1RX
- UDMA DEF SSI0TX SEC SSI1TX
- UDMA DEF ADC00 SEC TMR2A
- UDMA\_DEF\_ADC01\_SEC\_TMR2B
- UDMA\_DEF\_ADC02\_SEC\_RESERVED
- UDMA\_DEF\_ADC03\_SEC\_RESERVED
- UDMA\_DEF\_TMR0A\_SEC\_TMR1A
- UDMA DEF TMR0B SEC TMR1B
- UDMA DEF TMR1A SEC EPIORX
- UDMA DEF TMR1B SEC EPI0TX
- UDMA\_DEF\_UART1RX\_SEC\_RESERVED
- UDMA\_DEF\_UART1TX\_SEC\_RESERVED
- UDMA DEF SSI1RX SEC ADC10
- UDMA\_DEF\_SSI1TX\_SEC\_ADC11
- UDMA DEF I2SORX SEC RESERVED
- UDMA\_DEF\_I2SOTX\_SEC\_RESERVED

None.

#### 23.2.1.12 ROM\_uDMAChannelSelectSecondary

Selects the secondary peripheral for a set of uDMA channels.

#### Prototype:

```
void
```

ROM\_uDMAChannelSelectSecondary(unsigned long ulSecPeriphs)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UDMATABLE is an array of pointers located at ROM\_APITABLE[17]. ROM\_uDMAChannelSelectSecondary is a function pointer located at ROM\_UDMATABLE[17].

#### **Parameters:**

**ulSecPeriphs** is the logical or of the uDMA channels for which to use the secondary peripheral, instead of the default peripheral.

#### **Description:**

This function is used to select the secondary peripheral assignment for a set of uDMA channels. By selecting the secondary peripheral assignment for a channel, the default peripheral assignment is no longer available for that channel.

The parameter *ulSecPeriphs* can be the logical OR of any of the following macros. If one of the macros below is in the list passed to this function, then the secondary peripheral (marked as **\_SEC\_**) will be selected.

- UDMA\_DEF\_USBEP1RX\_SEC\_UART2RX
- UDMA\_DEF\_USBEP1TX\_SEC\_UART2TX
- UDMA\_DEF\_USBEP2RX\_SEC\_TMR3A
- UDMA\_DEF\_USBEP2TX\_SEC\_TMR3B
- UDMA\_DEF\_USBEP3RX\_SEC\_TMR2A
- UDMA\_DEF\_USBEP3TX\_SEC\_TMR2B
- UDMA\_DEF\_ETHORX\_SEC\_TMR2A
- UDMA DEF ETH0TX SEC TMR2B
- UDMA\_DEF\_UARTORX\_SEC\_UART1RX
- UDMA DEF UART0TX SEC UART1TX
- UDMA DEF SSIORX SEC SSI1RX
- UDMA DEF SSI0TX SEC SSI1TX
- UDMA DEF RESERVED SEC UART2RX
- UDMA\_DEF\_RESERVED\_SEC\_UART2TX
- UDMA\_DEF\_ADC00\_SEC\_TMR2A
- UDMA DEF ADC01 SEC TMR2B
- UDMA DEF TMR0A SEC TMR1A
- UDMA\_DEF\_TMR0B\_SEC\_TMR1B
- UDMA DEF TMR1A SEC EPIORX
- UDMA DEF TMR1B SEC EPI0TX
- UDMA\_DEF\_SSI1RX\_SEC\_ADC10
- UDMA\_DEF\_SSI1TX\_SEC\_ADC11
- UDMA DEF RESERVED SEC ADC12
- UDMA DEF RESERVED SEC ADC13

#### **Returns:**

None.

#### 23.2.1.13 ROM uDMAChannelSizeGet

Gets the current transfer size for a uDMA channel control structure.

#### Prototype:

```
unsigned long
ROM_uDMAChannelSizeGet(unsigned long ulChannelStructIndex)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UDMATABLE is an array of pointers located at ROM\_APITABLE[17]. ROM\_uDMAChannelSizeGet is a function pointer located at ROM\_UDMATABLE[15].

#### **Parameters:**

ulChannelStructIndex is the logical OR of the uDMA channel number with either UDMA\_PRI\_SELECT or UDMA\_ALT\_SELECT.

#### **Description:**

This function is used to get the uDMA transfer size for a channel. The transfer size is the number of items to transfer, where the size of an item might be 8, 16, or 32 bits. If a partial transfer has already occurred, then the number of remaining items will be returned. If the transfer is complete, then 0 will be returned.

#### Returns:

Returns the number of items remaining to transfer.

## 23.2.1.14 ROM\_uDMAChannelTransferSet

Sets the transfer parameters for a uDMA channel control structure.

#### Prototype:

void

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UDMATABLE is an array of pointers located at ROM\_APITABLE[17]. ROM\_uDMAChannelTransferSet is a function pointer located at ROM\_UDMATABLE[0].

#### **Parameters:**

ulChannelStructIndex is the logical OR of the uDMA channel number with either UDMA\_PRI\_SELECT or UDMA\_ALT\_SELECT.

ulMode is the type of uDMA transfer.

*pvSrcAddr* is the source address for the transfer.

pvDstAddr is the destination address for the transfer.

ulTransferSize is the number of data items to transfer.

#### **Description:**

This function is used to set the parameters for a uDMA transfer. These are typically parameters that are changed often. The function ROM\_uDMAChannelControlSet() MUST be called at least once for this channel prior to calling this function.

The *ulChannelStructIndex* parameter should be the logical OR of the channel number with one of **UDMA\_PRI\_SELECT** or **UDMA\_ALT\_SELECT** to choose whether the primary or alternate data structure is used.

The *ulMode* parameter should be one of the following values:

- UDMA\_MODE\_STOP stops the uDMA transfer. The controller sets the mode to this value at the end of a transfer.
- UDMA\_MODE\_BASIC to perform a basic transfer based on request.

- UDMA\_MODE\_AUTO to perform a transfer that will always complete once started even if request is removed.
- UDMA\_MODE\_PINGPONG to set up a transfer that switches between the primary and alternate control structures for the channel. This allows use of ping-pong buffering for uDMA transfers.
- UDMA\_MODE\_MEM\_SCATTER\_GATHER to set up a memory scatter-gather transfer.
- UDMA\_MODE\_PER\_SCATTER\_GATHER to set up a peripheral scatter-gather transfer.

The *pvSrcAddr* and *pvDstAddr* parameters are pointers to the first location of the data to be transferred. These addresses should be aligned according to the item size. The compiler will take care of this if the pointers are pointing to storage of the appropriate data type.

The *ulTransferSize* parameter is the number of data items, not the number of bytes.

The two scatter/gather modes, memory and peripheral, are actually different depending on whether the primary or alternate control structure is selected. This function will look for the **UDMA\_PRI\_SELECT** and **UDMA\_ALT\_SELECT** flag along with the channel number and will set the scatter/gather mode as appropriate for the primary or alternate control structure.

The channel must also be enabled using ROM\_uDMAChannelEnable() after calling this function. The transfer will not begin until the channel has been set up and enabled. Note that the channel is automatically disabled after the transfer is completed, meaning that ROM uDMAChannelEnable() must be called again after setting up the next transfer.

#### Note:

Great care must be taken to not modify a channel control structure that is in use or else the results will be unpredictable, including the possibility of undesired data transfers to or from memory or peripherals. For BASIC and AUTO modes, it is safe to make changes when the channel is disabled, or the ROM\_uDMAChannelModeGet() returns UDMA\_MODE\_STOP. For PINGPONG or one of the SCATTER\_GATHER modes, it is safe to modify the primary or alternate control structure only when the other is being used. The ROM\_uDMAChannelModeGet() function will return UDMA\_MODE\_STOP when a channel control structure is inactive and safe to modify.

#### **Returns:**

None.

## 23.2.1.15 ROM\_uDMAControlAlternateBaseGet

Gets the base address for the channel control table alternate structures.

#### Prototype:

```
void *
ROM_uDMAControlAlternateBaseGet(void)
```

#### **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.

ROM_UDMATABLE is an array of pointers located at ROM_APITABLE[17].

ROM_uDMAControlAlternateBaseGet is a function pointer located at

ROM_UDMATABLE[21].
```

#### **Description:**

This function gets the base address of the second half of the channel control table that holds the alternate control structures for each channel.

Returns a pointer to the base address of the second half of the channel control table.

## 23.2.1.16 ROM\_uDMAControlBaseGet

Gets the base address for the channel control table.

#### Prototype:

```
void *
ROM_uDMAControlBaseGet(void)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UDMATABLE is an array of pointers located at ROM\_APITABLE[17]. ROM\_uDMAControlBaseGet is a function pointer located at ROM\_UDMATABLE[9].

#### **Description:**

This function gets the base address of the channel control table. This table resides in system memory and holds control information for each uDMA channel.

#### **Returns:**

Returns a pointer to the base address of the channel control table.

## 23.2.1.17 ROM\_uDMAControlBaseSet

Sets the base address for the channel control table.

#### Prototype:

```
void
ROM_uDMAControlBaseSet(void *pControlTable)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UDMATABLE is an array of pointers located at ROM\_APITABLE[17]. ROM\_uDMAControlBaseSet is a function pointer located at ROM\_UDMATABLE[8].

#### Parameters:

*pControlTable* is a pointer to the 1024 byte aligned base address of the uDMA channel control table.

#### **Description:**

This function sets the base address of the channel control table. This table resides in system memory and holds control information for each uDMA channel. The table must be aligned on a 1024 byte boundary. The base address must be set before any of the channel functions can be used.

The size of the channel control table depends on the number of uDMA channels, and which transfer modes are used. Refer to the introductory text and the microcontroller data sheet for more information about the channel control table.

#### **Returns:**

None.

## 23.2.1.18 ROM\_uDMADisable

Disables the uDMA controller for use.

#### Prototype:

void
ROM\_uDMADisable(void)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UDMATABLE is an array of pointers located at ROM\_APITABLE[17]. ROM\_uDMADisable is a function pointer located at ROM\_UDMATABLE[2].

#### **Description:**

This function disables the uDMA controller. Once disabled, the uDMA controller will not operate until re-enabled with ROM\_uDMAEnable().

#### **Returns:**

None.

## 23.2.1.19 ROM\_uDMAEnable

Enables the uDMA controller for use.

#### Prototype:

void
ROM\_uDMAEnable(void)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UDMATABLE is an array of pointers located at ROM\_APITABLE[17]. ROM\_uDMAEnable is a function pointer located at ROM\_UDMATABLE[1].

#### **Description:**

This function enables the uDMA controller. The uDMA controller must be enabled before it can be configured and used.

#### **Returns:**

None.

## 23.2.1.20 ROM\_uDMAErrorStatusClear

Clears the uDMA error interrupt.

#### Prototype:

void
ROM\_uDMAErrorStatusClear(void)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UDMATABLE is an array of pointers located at ROM\_APITABLE[17]. ROM\_uDMAErrorStatusClear is a function pointer located at ROM\_UDMATABLE[4].

#### **Description:**

This function clears a pending uDMA error interrupt. It should be called from within the uDMA error interrupt handler to clear the interrupt.

## **Returns:**

None.

## 23.2.1.21 ROM\_uDMAErrorStatusGet

Gets the uDMA error status.

## Prototype:

unsigned long
ROM\_uDMAErrorStatusGet(void)

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_UDMATABLE is an array of pointers located at ROM\_APITABLE[17]. ROM\_uDMAErrorStatusGet is a function pointer located at ROM\_UDMATABLE[3].

## **Description:**

This function returns the uDMA error status. It should be called from within the uDMA error interrupt handler to determine if a uDMA error occurred.

### **Returns:**

Returns non-zero if a uDMA error is pending.

uDMA Controller

# 24 USB Controller

Introduction	303
Using uDMA with USB	304
Functions	308

## 24.1 Introduction

The USB APIs provide a set of functions that are used to access the Stellaris USB device or host controllers. The APIs are split into groups according to the functionality provided by the USB controller present in the microcontroller. Because of this, the driver has to handle microcontrollers that have only a USB device interface, a host and/or device interface, or microcontrollers that have an OTG interface, The groups are the following: USBDev, USBHost, USBOTG, USBEndpoint, and USBFIFO. The APIs in the USBDev group are only used with microcontrollers that have a USB device controller. The APIs in the USBHost group can only be used with microcontrollers that have a USB host controller. The USBOTG APIs are used by microcontrollers with an OTG interface. With USB OTG controllers, once the mode of the USB controller is configured, the device or host APIs should be used. The remainder of the APIs are used for both USB host and USB device controllers. The USBEIND of the APIs are used to configure and access the endpoints while the USBFIFO APIs are used to configure the size and location of the FIFOs.

The USB APIs abstract the IN/OUT nature of endpoints based on the type of USB controller that is in use. Any API that uses the IN/OUT terminology will comply with the standard USB interpretation of these terms. For example, an OUT endpoint on a microcontroller that has only a device interface will actually receive data on this endpoint, while a microcontroller that has a host interface will actually transmit data on an OUT endpoint.

Another important fact to understand is that all endpoints in the USB controller, whether host or device, have two "sides" to them. This allows each endpoint to both transmit and receive data. An application can use a single endpoint for both and IN and OUT transactions. For example: In device mode, endpoint 1 could be configured to have BULK IN and BULK OUT handled by endpoint 1. It is important to note that the endpoint number used is the endpoint number reported to the host. For microcontrollers with host controllers, the application can use an endpoint 2 could be used to communicate with one device's interrupt IN endpoint and another device's bulk OUT endpoint at the same time. This effectively gives the application one dedicated control endpoint for IN or OUT control transactions on endpoint 0, and three IN endpoints and three OUT endpoints.

The USB controller has a configurable FIFOs in devices that have a USB device controller as well as those that have a host controller. The overall size of the FIFO RAM is 4096 bytes. It is important to note that the first 64 bytes of this memory are dedicated to endpoint 0 for control transactions. The remaining 4032 bytes are configurable however the application desires. The FIFO configuration is usually set at the beginning of the application and not modified once the USB controller is in use. The FIFO configuration uses the ROM\_USBFIFOConfigSet() API to set the starting address and the size of the FIFOs that are dedicated to each endpoint.

Example: FIFO Configuration

```
// 0-64 - endpoint 0 IN/OUT (64 bytes).
//
```

```
// 64-576
             - endpoint 1 IN
                                  (512 bytes).
11
// 576-1088
               - endpoint 1 OUT
                                   (512 bytes).
11
// 1088-1600 - endpoint 2 IN
                                  (512 bytes).
11
11
// FIFO for endpoint 1 IN starts at address 64 and is 512 bytes in size.
11
ROM_USBFIFOConfigSet(USB0_BASE, USB_EP_1, 64, USB_FIF0_SZ_512,
                    USB_EP_DEV_IN);
11
// FIFO for endpoint 1 OUT starts at address 576 and is 512 bytes in size.
11
ROM_USBFIFOConfigSet(USB0_BASE, USB_EP_1, 576, USB_FIF0_SZ_512,
                    USB_EP_DEV_OUT);
11
// FIFO for endpoint 2 IN starts at address 1088 and is 512 bytes in size.
11
ROM_USBFIFOConfigSet(USB0_BASE, USB_EP_2, 1088, USB_FIF0_SZ_512,
                    USB_EP_DEV_IN);
```

## 24.2 Using USB with the uDMA Controller

The USB controller can be used with the uDMA for either sending or receiving data with both host and device controllers. The uDMA controller cannot be used to access endpoint 0, however all other endpoints are capable of using the uDMA controller. The uDMA channel numbers for USB are defined by the following values:

- UDMA\_CHANNEL\_USBEP1RX
- UDMA\_CHANNEL\_USBEP1TX
- UDMA\_CHANNEL\_USBEP2RX
- UDMA\_CHANNEL\_USBEP2TX
- UDMA\_CHANNEL\_USBEP3RX
- UDMA\_CHANNEL\_USBEP3TX

Since the uDMA controller views transfers as either transmit or receive, and the USB controller operates on IN/OUT transactions, some care must be taken to use the correct uDMA channel with the correct endpoint. USB host IN and USB device OUT endpoints both use receive uDMA channels while USB host OUT and USB device IN endpoints will use transmit uDMA channels.

When configuring the endpoint there are additional DMA settings needed. When calling ROM\_USBDevEndpointConfigSet() for an endpoint that will use uDMA, extra flags need to be added to the *ulFlags* parameter. These flags are one of **USB\_EP\_DMA\_MODE\_0** or **USB\_EP\_DMA\_MODE\_1** to control the mode of the DMA transaction, and likely **USB\_EP\_AUTO\_SET** to allow the data to be transmitted automatically once a packet is ready. **USB\_EP\_DMA\_MODE\_0** will generate an interrupt whenever there is more space available in the FIFO. This allows the application code to perform operations between each packet. **USB\_EP\_DMA\_MODE\_1** will only interrupt when the DMA transfer complete or there is some type of error condition. This can be used for larger transmissions that require no interaction between packets. **USB\_EP\_AUTO\_SET** should normally be specified when using uDMA to prevent the need for application code to start the actual transfer of data. Example: Endpoint configuration for a device IN endpoint:

The application must provide the configuration of the actual uDMA controller. First, to clear out any previous settings, the application should call ROM\_uDMAChannelAttributeDisable(). Then the application should call ROM\_uDMAChannelAttributeEnable() for the uDMA channel that corresponds to the endpoint, and specify the **UDMA\_ATTR\_USEBURST** flag.

Note:

All uDMA transfers used by the USB controller must enable burst mode.

The application needs to indicate the size of each uDMA transactions, combined with the source and destination increments and the arbitration level for the uDMA controller.

Example: Configure endpoint 1 transmit channel.

The next step is to actually start the uDMA transfer once the data is ready to be sent. There are the only two calls that the application needs to call to start a new transfer. Normally all of the previous uDMA configuration can stay the same. The first call, ROM\_uDMAChannelTransferSet(), resets the source and destination addresses for the DMA transfer and specifies how much data will be sent. The next call, ROM\_uDMAChannelEnable() actually allows the uDMA controller to begin requesting data.

Example: Start the transfer of data on endpoint 1.

Because the uDMA interrupt occurs on the same interrupt vector as any other USB interrupt, the application must perform an extra check to determine what was the actual source of the interrupt. It is important to note that this DMA interrupt does not mean that the USB transfer is complete, but that the data has been transferred to the USB controller's FIFO. There will also be an interrupt indicating that the USB transfer is complete. However, both events need to be handled in the same interrupt routine. This because if other code in the system holds off the USB interrupt routine, both the uDMA complete and transfer complete can occur before the USB interrupt handler is called. The USB has no status bit indicating that the interrupt was due to a DMA complete, which means that the application must remember if a uDMA transaction was in progress. The example below shows the g\_ulFlags global variable being used to remember that a uDMA transfer was pending.

Example: Interrupt handling with uDMA.

```
if((g_ulFlags & EP1_DMA_IN_PEND) &&
   (ROM_uDMAChannelModeGet(UDMA_CHANNEL_USBEP1TX) == UDMA_MODE_STOP))
{
    1
    // Handle the uDMA complete case.
    //
    . . .
}
11
// Get the interrupt status.
11
ulStatus = ROM USBIntStatus (USB0 BASE);
if (ulStatus & USB_INT_DEV_IN_EP1)
{
    11
    // Handler the transfer complete case.
    11
    . . .
}
```

To use the USB device controller with an OUT endpoint, the application must use a receive uDMA channel. When calling ROM\_USBDevEndpointConfigSet() for an endpoint that uses uDMA, the application must set extra flags in the *ulFlags* parameter. The USB\_EP\_DMA\_MODE\_0 and USB\_EP\_DMA\_MODE\_1 control the mode of the transaction, USB\_EP\_AUTO\_CLEAR allows the data to be received automatically without needing to manually acknowledge that the data has been read. USB\_EP\_DMA\_MODE\_0 will not generate an interrupt when each packet is sent over USB and will only interrupt when the uDMA transfer is complete. USB\_EP\_DMA\_MODE\_1 will interrupt when the uDMA transfer is received. This is useful for BULK endpoints that may not have prior knowledge of how much data is being received. USB\_EP\_AUTO\_CLEAR should normally be specified when using uDMA to prevent the need for application code to acknowledge that the data has been read from the FIFO. The example below configures endpoint 1 as a Device mode Bulk OUT endpoint using DMA mode 1 with a max packet size of 64 bytes.

Example: Configure endpoint 1 receive channel:

Next the configuration of the actual uDMA controller is needed. Like the transmit case, the first a call to ROM\_uDMAChannelAttributeDisable() is made to clear any previous settings. This is followed

by a call to ROM\_uDMAChannelAttributeEnable() with the DMA\_ATTR\_USEBURST value.

#### Note:

All uDMA transfers used by the USB controller must use burst mode.

The final call sets the read access size to 8 bits wide, the source address increment to 0, the destination address increment to 8 bits and the uDMA arbitration size to 64 bytes.

Example: Configure endpoint 1 transmit channel.

The next step is to actually start the uDMA transfer. Unlike the transfer side, if the application is ready, this can be set up right away to wait for incoming data. Like the transmit case, these are the only calls needed to start a new transfer, normally all of the previous uDMA configuration can remain the same.

Example: Start requesting of data on endpoint 1.

The uDMA interrupt occurs on the same interrupt vector as any other USB interrupt, this means that the application needs to check to see what was the actual source of the interrupt. It is possible that the USB interrupt does not indicate that the USB transfer was complete. The interrupt could also have been caused by a short packet, error, or even a transmit complete. This requires that the application check both receive cases to determine if this is related to receiving data on the endpoint. Because the USB has no status bit indicating that the interrupt was due to a uDMA complete, the application must remember if a uDMA transaction was in progress.

Example: Interrupt handling with uDMA.

```
//
// Get the current interrupt status.
//
ulStatus = ROM_USBIntStatus(USB0_BASE);
if(ulStatus & USB_INT_DEV_OUT_EP1)
{
    //
```

```
// Handle a short packet.
//
....
}
else if((g_ulFlags & EP1_DMA_OUT_PEND) &&
(ROM_uDMAChannelModeGet(UDMA_CHANNEL_USBEP1RX) == UDMA_MODE_STOP))
{
//
// Handle the uDMA complete case.
//
...
//
...
}
```

## 24.3 Functions

## Functions

- unsigned long ROM\_USBDevAddrGet (unsigned long ulBase)
- void ROM\_USBDevAddrSet (unsigned long ulBase, unsigned long ulAddress)
- void ROM\_USBDevConnect (unsigned long ulBase)
- void ROM\_USBDevDisconnect (unsigned long ulBase)
- void ROM\_USBDevEndpointConfigGet (unsigned long ulBase, unsigned long ulEndpoint, unsigned long \*pulMaxPacketSize, unsigned long \*pulFlags)
- void ROM\_USBDevEndpointConfigSet (unsigned long ulBase, unsigned long ulEndpoint, unsigned long ulMaxPacketSize, unsigned long ulFlags)
- void ROM\_USBDevEndpointDataAck (unsigned long ulBase, unsigned long ulEndpoint, tBoolean blsLastPacket)
- void ROM\_USBDevEndpointStall (unsigned long ulBase, unsigned long ulEndpoint, unsigned long ulFlags)
- void ROM\_USBDevEndpointStatusClear (unsigned long ulBase, unsigned long ulEndpoint, unsigned long ulFlags)
- void ROM\_USBDevMode (unsigned long ulBase)
- unsigned long ROM\_USBEndpointDataAvail (unsigned long ulBase, unsigned long ulEndpoint)
- Iong ROM\_USBEndpointDataGet (unsigned long ulBase, unsigned long ulEndpoint, unsigned char \*pucData, unsigned long \*pulSize)
- Iong ROM\_USBEndpointDataPut (unsigned long ulBase, unsigned long ulEndpoint, unsigned char \*pucData, unsigned long ulSize)
- Iong ROM\_USBEndpointDataSend (unsigned long ulBase, unsigned long ulEndpoint, unsigned long ulTransType)
- void ROM\_USBEndpointDataToggleClear (unsigned long ulBase, unsigned long ulEndpoint, unsigned long ulFlags)
- void ROM\_USBEndpointDMAChannel (unsigned long ulBase, unsigned long ulEndpoint, unsigned long ulChannel)
- void ROM\_USBEndpointDMADisable (unsigned long ulBase, unsigned long ulEndpoint, unsigned long ulFlags)

- void ROM\_USBEndpointDMAEnable (unsigned long ulBase, unsigned long ulEndpoint, unsigned long ulFlags)
- unsigned long ROM\_USBEndpointStatus (unsigned long ulBase, unsigned long ulEndpoint)
- unsigned long ROM\_USBFIFOAddrGet (unsigned long ulBase, unsigned long ulEndpoint)
- void ROM\_USBFIFOConfigGet (unsigned long ulBase, unsigned long ulEndpoint, unsigned long \*pulFIFOAddress, unsigned long \*pulFIFOSize, unsigned long ulFlags)
- void ROM\_USBFIFOConfigSet (unsigned long ulBase, unsigned long ulEndpoint, unsigned long ulFIFOAddress, unsigned long ulFIFOSize, unsigned long ulFIAgs)
- void ROM\_USBFIFOFlush (unsigned long ulBase, unsigned long ulEndpoint, unsigned long ulFlags)
- unsigned long ROM\_USBFrameNumberGet (unsigned long ulBase)
- unsigned long ROM\_USBHostAddrGet (unsigned long ulBase, unsigned long ulEndpoint, unsigned long ulFlags)
- void ROM\_USBHostAddrSet (unsigned long ulBase, unsigned long ulEndpoint, unsigned long ulAddr, unsigned long ulFlags)
- void ROM\_USBHostEndpointDataAck (unsigned long ulBase, unsigned long ulEndpoint)
- void ROM\_USBHostEndpointDataToggle (unsigned long ulBase, unsigned long ulEndpoint, tBoolean bDataToggle, unsigned long ulFlags)
- void ROM\_USBHostEndpointStatusClear (unsigned long ulBase, unsigned long ulEndpoint, unsigned long ulFlags)
- unsigned long ROM\_USBHostHubAddrGet (unsigned long ulBase, unsigned long ulEndpoint, unsigned long ulFlags)
- void ROM\_USBHostHubAddrSet (unsigned long ulBase, unsigned long ulEndpoint, unsigned long ulAddr, unsigned long ulFlags)
- void ROM\_USBHostMode (unsigned long ulBase)
- void ROM\_USBHostPwrConfig (unsigned long ulBase, unsigned long ulFlags)
- void ROM\_USBHostPwrDisable (unsigned long ulBase)
- void ROM\_USBHostPwrEnable (unsigned long ulBase)
- void ROM\_USBHostPwrFaultDisable (unsigned long ulBase)
- void ROM\_USBHostPwrFaultEnable (unsigned long ulBase)
- void ROM\_USBHostRequestIN (unsigned long ulBase, unsigned long ulEndpoint)
- void ROM\_USBHostRequestStatus (unsigned long ulBase)
- void ROM\_USBHostReset (unsigned long ulBase, tBoolean bStart)
- void ROM\_USBHostResume (unsigned long ulBase, tBoolean bStart)
- unsigned long ROM\_USBHostSpeedGet (unsigned long ulBase)
- void ROM\_USBHostSuspend (unsigned long ulBase)
- void ROM\_USBIntDisable (unsigned long ulBase, unsigned long ulFlags)
- void ROM\_USBIntDisableControl (unsigned long ulBase, unsigned long ulFlags)
- void ROM\_USBIntDisableEndpoint (unsigned long ulBase, unsigned long ulFlags)
- void ROM\_USBIntEnable (unsigned long ulBase, unsigned long ulFlags)
- void ROM\_USBIntEnableControl (unsigned long ulBase, unsigned long ulFlags)
- void ROM\_USBIntEnableEndpoint (unsigned long ulBase, unsigned long ulFlags)
- unsigned long ROM\_USBIntStatus (unsigned long ulBase)
- unsigned long ROM\_USBIntStatusControl (unsigned long ulBase)
- unsigned long ROM\_USBIntStatusEndpoint (unsigned long ulBase)
- unsigned long ROM\_USBModeGet (unsigned long ulBase)
- void ROM\_USBOTGHostRequest (unsigned long ulBase, tBoolean bStart)
- void ROM\_USBPHYPowerOff (unsigned long ulBase)
- void ROM\_USBPHYPowerOn (unsigned long ulBase)

## 24.3.1 Function Documentation

## 24.3.1.1 ROM\_USBDevAddrGet

Returns the current device address in device mode.

#### Prototype:

unsigned long
ROM\_USBDevAddrGet(unsigned long ulBase)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBDevAddrGet is a function pointer located at ROM\_USBTABLE[1].

#### Parameters:

ulBase specifies the USB module base address.

#### **Description:**

This function will return the current device address. This address was set by a call to ROM\_USBDevAddrSet().

#### Note:

This function should only be called in device mode.

#### **Returns:**

The current device address.

## 24.3.1.2 ROM\_USBDevAddrSet

#### Sets the address in device mode.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBDevAddrSet is a function pointer located at ROM\_USBTABLE[2].

#### Parameters:

*ulBase* specifies the USB module base address. *ulAddress* is the address to use for a device.

#### **Description:**

This function will set the device address on the USB bus. This address was likely received via a SET ADDRESS command from the host controller.

#### Note:

This function should only be called in device mode.

None.

## 24.3.1.3 ROM\_USBDevConnect

Connects the USB controller to the bus in device mode.

### Prototype:

```
void
ROM_USBDevConnect(unsigned long ulBase)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBDevConnect is a function pointer located at ROM\_USBTABLE[3].

#### Parameters:

ulBase specifies the USB module base address.

#### **Description:**

This function will cause the soft connect feature of the USB controller to be enabled. Call ROM\_USBDevDisconnect() to remove the USB device from the bus.

#### Note:

This function should only be called in device mode.

#### **Returns:**

None.

## 24.3.1.4 ROM\_USBDevDisconnect

Removes the USB controller from the bus in device mode.

## Prototype:

void ROM\_USBDevDisconnect(unsigned long ulBase)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBDevDisconnect is a function pointer located at ROM\_USBTABLE[4].

### Parameters:

ulBase specifies the USB module base address.

#### **Description:**

This function will cause the soft connect feature of the USB controller to remove the device from the USB bus. A call to ROM\_USBDevConnect() is needed to reconnect to the bus.

#### Note:

This function should only be called in device mode.

None.

## 24.3.1.5 ROM\_USBDevEndpointConfigGet

Gets the current configuration for an endpoint.

## Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBDevEndpointConfigGet is a function pointer located at ROM\_USBTABLE[41].

#### Parameters:

ulBase specifies the USB module base address.

ulEndpoint is the endpoint to access.

- *pulMaxPacketSize* is a pointer which will be written with the maximum packet size for this endpoint.
- **pulFlags** is a pointer which will be written with the current endpoint settings. On entry to the function, this pointer must contain either USB\_EP\_DEV\_IN or USB\_EP\_DEV\_OUT to indicate whether the IN or OUT endpoint is to be queried.

#### **Description:**

This function will return the basic configuration for an endpoint in device mode. The values returned in \**pulMaxPacketSize* and \**pulFlags* are equivalent to the *ulMaxPacketSize* and *ulFlags* previously passed to ROM\_USBDevEndpointConfigSet() for this endpoint.

#### Note:

This function should only be called in device mode.

#### **Returns:**

None.

## 24.3.1.6 ROM\_USBDevEndpointConfigSet

Sets the configuration for an endpoint.

## Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBDevEndpointConfigSet is a function pointer located at ROM\_USBTABLE[5].

#### Parameters:

*ulBase* specifies the USB module base address.

*ulEndpoint* is the endpoint to access.

ulMaxPacketSize is the maximum packet size for this endpoint.

*ulFlags* are used to configure other endpoint settings.

#### **Description:**

This function will set the basic configuration for an endpoint in device mode. Endpoint zero does not have a dynamic configuration, so this function should not be called for endpoint zero. The *ulFlags* parameter determines some of the configuration while the other parameters provide the rest.

The **USB\_EP\_MODE\_** flags define what the type is for the given endpoint.

- USB\_EP\_MODE\_CTRL is a control endpoint.
- USB\_EP\_MODE\_ISOC is an isochronous endpoint.
- **USB\_EP\_MODE\_BULK** is a bulk endpoint.
- **USB\_EP\_MODE\_INT** is an interrupt endpoint.

The **USB\_EP\_DMA\_MODE\_** flags determines the type of DMA access to the endpoint data FI-FOs. The choice of the DMA mode depends on how the DMA controller is configured and how it is being used. See the "Using USB with the uDMA Controller" section for more information on DMA configuration.

When configuring an IN endpoint, the **USB\_EP\_AUTO\_SET** bit can be specified to cause the automatic transmission of data on the USB bus as soon as *ulMaxPacketSize* bytes of data are written into the FIFO for this endpoint. This is commonly used with DMA as no interaction is required to start the transmission of data.

When configuring an OUT endpoint, the **USB\_EP\_AUTO\_REQUEST** bit is specified to trigger the request for more data once the FIFO has been drained enough to receive *ulMax-PacketSize* more bytes of data. Also for OUT endpoints, the **USB\_EP\_AUTO\_CLEAR** bit can be used to clear the data packet ready flag automatically once the data has been read from the FIFO. If this is not used, this flag must be manually cleared via a call to ROM\_USBDevEndpointStatusClear(). Both of these settings can be used to remove the need for extra calls when using the controller in DMA mode.

#### Note:

This function should only be called in device mode.

#### Returns:

None.

## 24.3.1.7 ROM\_USBDevEndpointDataAck

Acknowledge that data was read from the given endpoint's FIFO in device mode.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBDevEndpointDataAck is a function pointer located at ROM\_USBTABLE[6].

#### **Parameters:**

*ulBase* specifies the USB module base address. *ulEndpoint* is the endpoint to access. *blsLastPacket* indicates if this is the last packet.

#### **Description:**

This function acknowledges that the data was read from the endpoint's FIFO. The *blsLast*-*Packet* parameter is set to a **true** value if this is the last in a series of data packets on endpoint zero. The *blsLastPacket* parameter is not used for endpoints other than endpoint zero. This call can be used if processing is required between reading the data and acknowledging that the data has been read.

#### Note:

This function should only be called in device mode.

#### **Returns:**

None.

## 24.3.1.8 ROM\_USBDevEndpointStall

Stalls the specified endpoint in device mode.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBDevEndpointStall is a function pointer located at ROM\_USBTABLE[7].

#### Parameters:

*ulBase* specifies the USB module base address. *ulEndpoint* specifies the endpoint to stall. *ulFlags* specifies whether to stall the IN or OUT endpoint.

#### **Description:**

This function will cause to endpoint number passed in to go into a stall condition. If the *ulFlags* parameter is **USB\_EP\_DEV\_IN** then the stall will be issued on the IN portion of this endpoint. If

the *ulFlags* parameter is **USB\_EP\_DEV\_OUT** then the stall will be issued on the OUT portion of this endpoint.

#### Note:

This function should only be called in device mode.

#### Returns:

None.

## 24.3.1.9 ROM\_USBDevEndpointStatusClear

Clears the status bits in this endpoint in device mode.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBDevEndpointStatusClear is a function pointer located at ROM\_USBTABLE[9].

#### Parameters:

*ulBase* specifies the USB module base address. *ulEndpoint* is the endpoint to access. *ulFlags* are the status bits that will be cleared.

#### **Description:**

This function will clear the status of any bits that are passed in the *ulFlags* parameter. The *ulFlags* parameter can take the value returned from the ROM\_USBEndpointStatus() call.

#### Note:

This function should only be called in device mode.

#### **Returns:**

None.

#### 24.3.1.10 ROM\_USBDevMode

Change the mode of the USB controller to device.

#### Prototype:

void
ROM\_USBDevMode(unsigned long ulBase)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBDevMode is a function pointer located at ROM\_USBTABLE[55].

#### Parameters:

ulBase specifies the USB module base address.

#### **Description:**

This function changes the mode of the USB controller to device mode.

#### **Returns:**

None.

## 24.3.1.11 ROM\_USBEndpointDataAvail

Determine the number of bytes of data available in a given endpoint's FIFO.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBEndpointDataAvail is a function pointer located at ROM\_USBTABLE[44].

#### Parameters:

*ulBase* specifies the USB module base address. *ulEndpoint* is the endpoint to access.

## **Description:**

This function will return the number of bytes of data currently available in the FIFO for the given receive (OUT) endpoint. It may be used prior to calling ROM\_USBEndpointDataGet() to determine the size of buffer required to hold the newly-received packet.

#### **Returns:**

This call will return the number of bytes available in a given endpoint FIFO.

## 24.3.1.12 ROM\_USBEndpointDataGet

Retrieves data from the given endpoint's FIFO.

#### Prototype:

#### **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.
ROM_USBTABLE is an array of pointers located at ROM_APITABLE[16].
ROM_USBEndpointDataGet is a function pointer located at ROM_USBTABLE[10].
```

### Parameters:

ulBase specifies the USB module base address.

ulEndpoint is the endpoint to access.

pucData is a pointer to the data area used to return the data from the FIFO.

*pulSize* is initially the size of the buffer passed into this call via the *pucData* parameter. It will be set to the amount of data returned in the buffer.

### Description:

This function will return the data from the FIFO for the given endpoint. The *pulSize* parameter should indicate the size of the buffer passed in the *pulData* parameter. The data in the *pulSize* parameter will be changed to match the amount of data returned in the *pucData* parameter. If a zero byte packet was received this call will not return a error but will instead just return a zero in the *pulSize* parameter. The only error case occurs when there is no data packet available.

#### **Returns:**

This call will return 0, or -1 if no packet was received.

## 24.3.1.13 ROM\_USBEndpointDataPut

Puts data into the given endpoint's FIFO.

## Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBEndpointDataPut is a function pointer located at ROM\_USBTABLE[11].

#### Parameters:

ulBase specifies the USB module base address.

ulEndpoint is the endpoint to access.

*pucData* is a pointer to the data area used as the source for the data to put into the FIFO. *ulSize* is the amount of data to put into the FIFO.

#### **Description:**

This function will put the data from the *pucData* parameter into the FIFO for this endpoint. If a packet is already pending for transmission then this call will not put any of the data into the FIFO and will return -1. Care should be taken to not write more data than can fit into the FIFO allocated by the call to ROM\_USBFIFOConfigSet().

## Returns:

This call will return 0 on success, or -1 to indicate that the FIFO is in use and cannot be written.

## 24.3.1.14 ROM\_USBEndpointDataSend

Starts the transfer of data from an endpoint's FIFO.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBEndpointDataSend is a function pointer located at ROM\_USBTABLE[12].

#### Parameters:

ulBase specifies the USB module base address.

*ulEndpoint* is the endpoint to access.

ulTransType is set to indicate what type of data is being sent.

#### **Description:**

This function will start the transfer of data from the FIFO for a given endpoint. This is necessary if the **USB\_EP\_AUTO\_SET** bit was not enabled for the endpoint. Setting the *ulTransType* parameter will allow the appropriate signaling on the USB bus for the type of transaction being requested. The *ulTransType* parameter should be one of the following:

- USB\_TRANS\_OUT for OUT transaction on any endpoint in host mode.
- USB\_TRANS\_IN for IN transaction on any endpoint in device mode.
- USB\_TRANS\_IN\_LAST for the last IN transactions on endpoint zero in a sequence of IN transactions.
- USB\_TRANS\_SETUP for setup transactions on endpoint zero.
- USB\_TRANS\_STATUS for status results on endpoint zero.

#### **Returns:**

This call will return 0 on success, or -1 if a transmission is already in progress.

## 24.3.1.15 ROM\_USBEndpointDataToggleClear

Sets the Data toggle on an endpoint to zero.

## Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBEndpointDataToggleClear is a function pointer located at ROM\_USBTABLE[13].

#### Parameters:

*ulBase* specifies the USB module base address.

*ulEndpoint* specifies the endpoint to reset the data toggle.

ulFlags specifies whether to access the IN or OUT endpoint.

## Description:

This function will cause the controller to clear the data toggle for an endpoint. This call is not valid for endpoint zero and can be made with host or device controllers.

The *ulFlags* parameter should be one of **USB\_EP\_HOST\_OUT**, **USB\_EP\_HOST\_IN**, **USB\_EP\_DEV\_OUT**, or **USB\_EP\_DEV\_IN**.

## Returns:

None.

## 24.3.1.16 ROM\_USBEndpointDMAChannel

Sets the DMA channel to use for a given endpoint.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBEndpointDMAChannel is a function pointer located at ROM\_USBTABLE[47].

#### Parameters:

*ulBase* specifies the USB module base address. *ulEndpoint* specifies which endpoint's FIFO address to return. *ulChannel* specifies which DMA channel to use for which endpoint.

#### **Description:**

This function is used to configure which DMA channel to use with a given endpoint. Receive DMA channels can only be used with receive endpoints and transmit DMA channels can only be used with transmit endpoints. This allows the 3 receive and 3 transmit DMA channels to be mapped to any endpoint other than 0. The values that should be passed into the *ulChannel* value are the UDMA\_CHANNEL\_USBEP\* values defined in udma.h.

#### Note:

This function only has an effect on microcontrollers that have the ability to change the DMA channel for an endpoint. Calling this function on other devices will have no effect.

#### Returns:

None.

## 24.3.1.17 ROM\_USBEndpointDMADisable

Disable DMA on a given endpoint.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBEndpointDMADisable is a function pointer located at ROM\_USBTABLE[43].

#### Parameters:

*ulBase* specifies the USB module base address. *ulEndpoint* is the endpoint to access. *ulFlags* specifies which direction to disable.

#### **Description:**

This function will disable DMA on a given end point to allow non-DMA USB transactions to generate interrupts normally. The ulFlags should be **USB\_EP\_DEV\_IN** or **USB\_EP\_DEV\_OUT** all other bits are ignored.

#### **Returns:**

None.

### 24.3.1.18 ROM\_USBEndpointDMAEnable

Enable DMA on a given endpoint.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBEndpointDMAEnable is a function pointer located at ROM\_USBTABLE[42].

#### Parameters:

*ulBase* specifies the USB module base address. *ulEndpoint* is the endpoint to access. *ulFlags* specifies which direction and what mode to use when enabling DMA.

#### **Description:**

This function will enable DMA on a given endpoint and set the mode according to the values in the *ulFlags* parameter. The *ulFlags* parameter should have **USB\_EP\_DEV\_IN** or **USB\_EP\_DEV\_OUT** set.

None.

## 24.3.1.19 ROM\_USBEndpointStatus

Returns the current status of an endpoint.

## Prototype:

```
unsigned long
ROM_USBEndpointStatus(unsigned long ulBase,
unsigned long ulEndpoint)
```

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBEndpointStatus is a function pointer located at ROM\_USBTABLE[14].

## **Parameters:**

*ulBase* specifies the USB module base address. *ulEndpoint* is the endpoint to access.

## **Description:**

This function will return the status of a given endpoint. If any of these status bits need to be cleared, then these these values must be cleared by calling the ROM\_USBDevEndpointStatusClear() or ROM\_USBHostEndpointStatusClear() functions.

The following are the status flags for host mode:

- USB\_HOST\_IN\_PID\_ERROR PID error on the given endpoint.
- USB\_HOST\_IN\_NOT\_COMP The device failed to respond to an IN request.
- USB\_HOST\_IN\_STALL A stall was received on an IN endpoint.
- USB\_HOST\_IN\_DATA\_ERROR There was a CRC or bit-stuff error on an IN endpoint in Isochronous mode.
- USB\_HOST\_IN\_NAK\_TO NAKs received on this IN endpoint for more than the specified timeout period.
- USB\_HOST\_IN\_ERROR Failed to communicate with a device using this IN endpoint.
- **USB\_HOST\_IN\_FIFO\_FULL** This IN endpoint's FIFO is full.
- USB\_HOST\_IN\_PKTRDY Data packet ready on this IN endpoint.
- USB\_HOST\_OUT\_NAK\_TO NAKs received on this OUT endpoint for more than the specified timeout period.
- USB\_HOST\_OUT\_NOT\_COMP The device failed to respond to an OUT request.
- USB\_HOST\_OUT\_STALL A stall was received on this OUT endpoint.
- USB\_HOST\_OUT\_ERROR Failed to communicate with a device using this OUT endpoint.
- USB\_HOST\_OUT\_FIFO\_NE This endpoint's OUT FIFO is not empty.
- USB\_HOST\_OUT\_PKTPEND The data transfer on this OUT endpoint has not completed.
- USB\_HOST\_EP0\_NAK\_TO NAKs received on endpoint zero for more than the specified timeout period.
- **USB\_HOST\_EP0\_ERROR** The device failed to respond to a request on endpoint zero.

- USB\_HOST\_EP0\_IN\_STALL A stall was received on endpoint zero for an IN transaction.
- USB\_HOST\_EP0\_IN\_PKTRDY Data packet ready on endpoint zero for an IN transaction.

The following are the status flags for device mode:

- USB\_DEV\_OUT\_SENT\_STALL A stall was sent on this OUT endpoint.
- USB\_DEV\_OUT\_DATA\_ERROR There was a CRC or bit-stuff error on an OUT endpoint.
- USB\_DEV\_OUT\_OVERRUN An OUT packet was not loaded due to a full FIFO.
- USB\_DEV\_OUT\_FIFO\_FULL The OUT endpoint's FIFO is full.
- USB\_DEV\_OUT\_PKTRDY There is a data packet ready in the OUT endpoint's FIFO.
- **USB DEV IN NOT COMP** A larger packet was split up, more data to come.
- USB\_DEV\_IN\_SENT\_STALL A stall was sent on this IN endpoint.
- USB\_DEV\_IN\_UNDERRUN Data was requested on the IN endpoint and no data was ready.
- USB\_DEV\_IN\_FIFO\_NE The IN endpoint's FIFO is not empty.
- USB\_DEV\_IN\_PKTPEND The data transfer on this IN endpoint has not completed.
- USB\_DEV\_EP0\_SETUP\_END A control transaction ended before Data End condition was sent.
- USB\_DEV\_EP0\_SENT\_STALL A stall was sent on endpoint zero.
- USB\_DEV\_EP0\_IN\_PKTPEND The data transfer on endpoint zero has not completed.
- USB\_DEV\_EP0\_OUT\_PKTRDY There is a data packet ready in endpoint zero's OUT FIFO.

#### **Returns:**

The current status flags for the endpoint depending on mode.

## 24.3.1.20 ROM\_USBFIFOAddrGet

Returns the absolute FIFO address for a given endpoint.

#### Prototype:

```
unsigned long
ROM_USBFIFOAddrGet(unsigned long ulBase,
unsigned long ulEndpoint)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBFIFOAddrGet is a function pointer located at ROM\_USBTABLE[15].

#### Parameters:

*ulBase* specifies the USB module base address. *ulEndpoint* specifies which endpoint's FIFO address to return.

#### **Description:**

This function returns the actual physical address of the FIFO. This is needed when the USB is going to be used with the uDMA controller and the source or destination address needs to be set to the physical FIFO address for a given endpoint.

#### Returns:

None.

## 24.3.1.21 ROM\_USBFIFOConfigGet

Returns the FIFO configuration for an endpoint.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBFIFOConfigGet is a function pointer located at ROM\_USBTABLE[16].

#### **Parameters:**

ulBase specifies the USB module base address.
ulEndpoint is the endpoint to access.
pulFIFOAddress is the starting address for the FIFO.
pulFIFOSize is the size of the FIFO in bytes.
ulFlags specifies what information to retrieve from the FIFO configuration.

#### **Description:**

This function will return the starting address and size of the FIFO for a given endpoint. Endpoint zero does not have a dynamically configurable FIFO so this function should not be called for endpoint zero. The *ulFlags* parameter specifies whether the endpoint's OUT or IN FIFO should be read. If in host mode, the *ulFlags* parameter should be **USB\_EP\_HOST\_OUT** or **USB\_EP\_HOST\_IN**, and if in device mode the *ulFlags* parameter should be either **USB\_EP\_DEV\_OUT** or **USB\_EP\_DEV\_IN**.

#### Returns:

None.

## 24.3.1.22 ROM\_USBFIFOConfigSet

Sets the FIFO configuration for an endpoint.

## Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBFIFOConfigSet is a function pointer located at ROM\_USBTABLE[17].

#### Parameters:

ulBase specifies the USB module base address.

ulEndpoint is the endpoint to access.

ulFIFOAddress is the starting address for the FIFO.

ulFIFOSize is the size of the FIFO in bytes.

ulFlags specifies what information to set in the FIFO configuration.

#### **Description:**

This function will set the starting FIFO RAM address and size of the FIFO for a given endpoint. Endpoint zero does not have a dynamically configurable FIFO so this function should not be called for endpoint zero. The *ulFIFOSize* parameter should be one of the values in the **USB\_FIFO\_SZ\_** values. If the endpoint is going to use double buffering it should use the values with the **\_DB** at the end of the value. For example, use **USB\_FIFO\_SZ\_16\_DB** to configure an endpoint to have a 16 byte double buffered FIFO. If a double buffered FIFO is used, then the actual size of the FIFO\_**SZ\_16\_DB** value will use 32 bytes of the USB controller's FIFO memory.

The *ulFIFOAddress* value should be a multiple of 8 bytes and directly indicates the starting address in the USB controller's FIFO RAM. For example, a value of 64 indicates that the FIFO should start 64 bytes into the USB controller's FIFO memory. The *ulFlags* value specifies whether the endpoint's OUT or IN FIFO should be configured. If in host mode, use USB\_EP\_HOST\_OUT or USB\_EP\_HOST\_IN, and if in device mode use USB\_EP\_DEV\_OUT or USB\_EP\_DEV\_IN.

#### Returns:

None.

## 24.3.1.23 ROM\_USBFIFOFlush

Forces a flush of an endpoint's FIFO.

#### Prototype:

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBFIFOFlush is a function pointer located at ROM\_USBTABLE[18].

#### Parameters:

ulBase specifies the USB module base address.ulEndpoint is the endpoint to access.ulFlags specifies if the IN or OUT endpoint should be accessed.

#### **Description:**

This function will force the controller to flush out the data in the FIFO. The function can be called with either host or device controllers and requires the *ulFlags* parameter be one of **USB\_EP\_HOST\_OUT**, **USB\_EP\_HOST\_IN**, **USB\_EP\_DEV\_OUT**, or **USB\_EP\_DEV\_IN**.
Returns:

None.

# 24.3.1.24 ROM\_USBFrameNumberGet

Get the current frame number.

# Prototype:

unsigned long ROM\_USBFrameNumberGet(unsigned long ulBase)

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBFrameNumberGet is a function pointer located at ROM\_USBTABLE[19].

#### Parameters:

ulBase specifies the USB module base address.

#### **Description:**

This function returns the last frame number received.

### **Returns:**

The last frame number received.

# 24.3.1.25 ROM\_USBHostAddrGet

Gets the current functional device address for an endpoint.

### Prototype:

```
unsigned long
ROM_USBHostAddrGet(unsigned long ulBase,
unsigned long ulEndpoint,
unsigned long ulFlags)
```

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBHostAddrGet is a function pointer located at ROM\_USBTABLE[20].

### Parameters:

*ulBase* specifies the USB module base address. *ulEndpoint* is the endpoint to access. *ulFlags* determines if this is an IN or an OUT endpoint.

## **Description:**

This function returns the current functional address that an endpoint is using to communicate with a device. The *ulFlags* parameter determines if the IN or OUT endpoint's device address is returned.

### Note:

This function should only be called in host mode.

# **Returns:**

Returns the current function address being used by an endpoint.

# 24.3.1.26 ROM\_USBHostAddrSet

Sets the functional address for the device that is connected to an endpoint in host mode.

# Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBHostAddrSet is a function pointer located at ROM\_USBTABLE[21].

### **Parameters:**

*ulBase* specifies the USB module base address.

*ulEndpoint* is the endpoint to access.

ulAddr is the functional address for the controller to use for this endpoint.

ulFlags determines if this is an IN or an OUT endpoint.

### **Description:**

This function will set the functional address for a device that is using this endpoint for communication. This *ulAddr* parameter is the address of the target device that this endpoint will be used to communicate with. The *ulFlags* parameter indicates if the IN or OUT endpoint should be set.

### Note:

This function should only be called in host mode.

# **Returns:**

None.

# 24.3.1.27 ROM\_USBHostEndpointDataAck

Acknowledge that data was read from the given endpoint's FIFO in host mode.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBHostEndpointDataAck is a function pointer located at ROM\_USBTABLE[23].

# **Parameters:**

*ulBase* specifies the USB module base address. *ulEndpoint* is the endpoint to access.

## **Description:**

This function acknowledges that the data was read from the endpoint's FIFO. This call is used if processing is required between reading the data and acknowledging that the data has been read.

# Note:

This function should only be called in host mode.

# Returns:

None.

# 24.3.1.28 ROM\_USBHostEndpointDataToggle

Sets the value data toggle on an endpoint in host mode.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBHostEndpointDataToggle is a function pointer located at ROM\_USBTABLE[24].

### **Parameters:**

ulBase specifies the USB module base address.
ulEndpoint specifies the endpoint to reset the data toggle.
bDataToggle specifies whether to set the state to DATA0 or DATA1.
ulFlags specifies whether to set the IN or OUT endpoint.

### **Description:**

This function is used to force the state of the data toggle in host mode. If the value passed in the *bDataToggle* parameter is **false**, then the data toggle will be set to the DATA0 state, and if it is **true** it will be set to the DATA1 state. The *ulFlags* parameter can be **USB\_EP\_HOST\_IN** or **USB\_EP\_HOST\_OUT** to access the desired portion of this endpoint. The *ulFlags* parameter is ignored for endpoint zero.

### Note:

This function should only be called in host mode.

### **Returns:**

None.

# 24.3.1.29 ROM\_USBHostEndpointStatusClear

Clears the status bits in this endpoint in host mode.

## Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBHostEndpointStatusClear is a function pointer located at ROM\_USBTABLE[25].

### Parameters:

ulBase specifies the USB module base address.

ulEndpoint is the endpoint to access.

ulFlags are the status bits that will be cleared.

### **Description:**

This function will clear the status of any bits that are passed in the *ulFlags* parameter. The *ulFlags* parameter can take the value returned from the ROM\_USBEndpointStatus() call.

### Note:

This function should only be called in host mode.

### Returns:

None.

# 24.3.1.30 ROM\_USBHostHubAddrGet

Get the current device hub address for this endpoint.

# Prototype:

unsigned long ROM\_USBHostHubAddrGet(unsigned long ulBase, unsigned long ulEndpoint, unsigned long ulFlags)

### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBHostHubAddrGet is a function pointer located at ROM\_USBTABLE[26].

# Parameters:

*ulBase* specifies the USB module base address. *ulEndpoint* is the endpoint to access. *ulFlags* determines if this is an IN or an OUT endpoint.

# **Description:**

This function will return the current hub address that an endpoint is using to communicate with a device. The *ulFlags* parameter determines if the device address for the IN or OUT endpoint is returned.

# Note:

This function should only be called in host mode.

### **Returns:**

This function returns the current hub address being used by an endpoint.

# 24.3.1.31 ROM\_USBHostHubAddrSet

Set the hub address for the device that is connected to an endpoint.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBHostHubAddrSet is a function pointer located at ROM\_USBTABLE[27].

### **Parameters:**

ulBase specifies the USB module base address.

*ulEndpoint* is the endpoint to access.

ulAddr is the hub address for the device using this endpoint.

ulFlags determines if this is an IN or an OUT endpoint.

## **Description:**

This function will set the hub address for a device that is using this endpoint for communication. The *ulFlags* parameter determines if the device address for the IN or the OUT endpoint is set by this call.

### Note:

This function should only be called in host mode.

# Returns:

None.

# 24.3.1.32 ROM\_USBHostMode

Change the mode of the USB controller to host.

```
void
ROM_USBHostMode(unsigned long ulBase)
```

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBHostMode is a function pointer located at ROM\_USBTABLE[54].

# Parameters:

ulBase specifies the USB module base address.

### **Description:**

This function changes the mode of the USB controller to host mode.

# Returns:

None.

# 24.3.1.33 ROM\_USBHostPwrConfig

Sets the configuration for USB power fault.

## Prototype:

## **ROM Location:**

```
ROM_APITABLE is an array of pointers located at 0x0100.0010.
ROM_USBTABLE is an array of pointers located at ROM_APITABLE[16].
ROM_USBHostPwrConfig is a function pointer located at ROM_USBTABLE[30].
```

### **Parameters:**

**ulBase** specifies the USB module base address.

ulFlags specifies the configuration of the power fault.

### **Description:**

This function controls how the USB controller uses its external power control pins (USBnPFTL and USBnEPEN). The flags specify the power fault level sensitivity, the power fault action, and the power enable level and source.

One of the following can be selected as the power fault level sensitivity:

- USB\_HOST\_PWRFLT\_LOW An external power fault is indicated by the pin being driven low.
- USB\_HOST\_PWRFLT\_HIGH An external power fault is indicated by the pin being driven high.

One of the following can be selected as the power fault action:

- USB\_HOST\_PWRFLT\_EP\_NONE No automatic action when power fault detected.
- USB\_HOST\_PWRFLT\_EP\_TRI Automatically Tri-state the USBnEPEN pin on a power fault.
- USB\_HOST\_PWRFLT\_EP\_LOW Automatically drive USBnEPEN pin low on a power fault.
- USB\_HOST\_PWRFLT\_EP\_HIGH Automatically drive USBnEPEN pin high on a power fault.

One of the following can be selected as the power enable level and source:

- USB\_HOST\_PWREN\_MAN\_LOW USBEPEN is driven low by the USB controller when ROM\_USBHostPwrEnable() is called.
- USB\_HOST\_PWREN\_MAN\_HIGH USBEPEN is driven high by the USB controller when ROM\_USBHostPwrEnable() is called.
- USB\_HOST\_PWREN\_AUTOLOW USBEPEN is driven low by the USB controller automatically if USBOTGSessionRequest() has enabled a session.
- USB\_HOST\_PWREN\_AUTOHIGH USBEPEN is driven high by the USB controller automatically if USBOTGSessionRequest() has enabled a session.

The **USB\_HOST\_PWREN\_FILTER** flag can be added to enable the VBUS glitch filter, which ignores small, short drops in VBUS level caused by high power consumption. This is mainly used to avoid causing VBUS errors caused by devices with high in-rush current.

### Note:

This function should only be called in host mode.

#### **Returns:**

None.

# 24.3.1.34 ROM\_USBHostPwrDisable

Disables the external power pin.

### Prototype:

void ROM\_USBHostPwrDisable(unsigned long ulBase)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBHostPwrDisable is a function pointer located at ROM\_USBTABLE[28].

# Parameters:

ulBase specifies the USB module base address.

## **Description:**

This function disables the USBEPEN signal to disable an external power supply in host mode operation.

### Note:

This function should only be called in host mode.

# **Returns:**

None.

# 24.3.1.35 ROM USBHostPwrEnable

Enables the external power pin.

### Prototype:

```
void
ROM_USBHostPwrEnable(unsigned long ulBase)
```

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBHostPwrEnable is a function pointer located at ROM\_USBTABLE[29].

# Parameters:

ulBase specifies the USB module base address.

## **Description:**

This function enables the USBEPEN signal to enable an external power supply in host mode operation.

## Note:

This function should only be called in host mode.

## **Returns:**

None.

# 24.3.1.36 ROM\_USBHostPwrFaultDisable

Disables power fault detection.

# Prototype:

void
ROM\_USBHostPwrFaultDisable(unsigned long ulBase)

### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBHostPwrFaultDisable is a function pointer located at ROM\_USBTABLE[31].

# Parameters:

ulBase specifies the USB module base address.

# **Description:**

This function disables power fault detection in the USB controller.

### Note:

This function should only be called in host mode.

### **Returns:**

None.

# 24.3.1.37 ROM\_USBHostPwrFaultEnable

Enables power fault detection.

### Prototype:

```
void
ROM_USBHostPwrFaultEnable(unsigned long ulBase)
```

### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBHostPwrFaultEnable is a function pointer located at ROM\_USBTABLE[32].

### Parameters:

ulBase specifies the USB module base address.

#### **Description:**

This function enables power fault detection in the USB controller. If the USBPFLT pin is not in use this function should not be used.

### Note:

This function should only be called in host mode.

#### **Returns:**

None.

# 24.3.1.38 ROM\_USBHostRequestIN

Schedules a request for an IN transaction on an endpoint in host mode.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBHostRequestIN is a function pointer located at ROM\_USBTABLE[33].

### Parameters:

*ulBase* specifies the USB module base address. *ulEndpoint* is the endpoint to access.

# **Description:**

This function will schedule a request for an IN transaction. When the USB device being communicated with responds the data, the data can be retrieved by calling ROM\_USBEndpointDataGet() or via a DMA transfer.

### Note:

This function should only be called in host mode.

#### **Returns:**

None.

# 24.3.1.39 ROM\_USBHostRequestStatus

Issues a request for a status IN transaction on endpoint zero.

### Prototype:

void
ROM\_USBHostRequestStatus(unsigned long ulBase)

### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBHostRequestStatus is a function pointer located at ROM\_USBTABLE[34].

## Parameters:

ulBase specifies the USB module base address.

# **Description:**

This function is used to cause a request for an status IN transaction from a device on endpoint zero. This function can only be used with endpoint zero as that is the only control endpoint that supports this ability. This is used to complete the last phase of a control transaction to a device and an interrupt will be signaled when the status packet has been received.

### Returns:

None.

# 24.3.1.40 ROM\_USBHostReset

Handles the USB bus reset condition.

# Prototype:

### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBHostReset is a function pointer located at ROM\_USBTABLE[35].

### Parameters:

ulBase specifies the USB module base address.

**bStart** specifies whether to start or stop signaling reset on the USB bus.

### **Description:**

When this function is called with the *bStart* parameter set to **true**, this function will cause the start of a reset condition on the USB bus. The caller should then delay at least 20ms before calling this function again with the *bStart* parameter set to **false**.

### Note:

This function should only be called in host mode.

#### **Returns:**

None.

# 24.3.1.41 ROM\_USBHostResume

Handles the USB bus resume condition.

### Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBHostResume is a function pointer located at ROM\_USBTABLE[36].

### Parameters:

*ulBase* specifies the USB module base address. *bStart* specifies if the USB controller is entering or leaving the resume signaling state.

# **Description:**

When in device mode this function will bring the USB controller out of the suspend state. This call should first be made with the *bStart* parameter set to **true** to start resume signaling. The device application should then delay at least 10ms but not more than 15ms before calling this function with the *bStart* parameter set to **false**.

When in host mode this function will signal devices to leave the suspend state. This call should first be made with the *bStart* parameter set to **true** to start resume signaling. The host application should then delay at least 20ms before calling this function with the *bStart* parameter set to **false**. This will cause the controller to complete the resume signaling on the USB bus.

### Returns:

None.

# 24.3.1.42 ROM\_USBHostSpeedGet

Returns the current speed of the USB device connected.

### Prototype:

unsigned long ROM\_USBHostSpeedGet(unsigned long ulBase)

### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBHostSpeedGet is a function pointer located at ROM\_USBTABLE[37].

# Parameters:

ulBase specifies the USB module base address.

#### **Description:**

This function will return the current speed of the USB bus.

#### Note:

This function should only be called in host mode.

### **Returns:**

Returns either USB\_LOW\_SPEED, USB\_FULL\_SPEED, or USB\_UNDEF\_SPEED.

# 24.3.1.43 ROM\_USBHostSuspend

Puts the USB bus in a suspended state.

#### Prototype:

void
ROM\_USBHostSuspend(unsigned long ulBase)

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBHostSuspend is a function pointer located at ROM\_USBTABLE[38].

## Parameters:

ulBase specifies the USB module base address.

#### **Description:**

When used in host mode, this function will put the USB bus in the suspended state.

### Note:

This function should only be called in host mode.

# Returns:

None.

# 24.3.1.44 ROM\_USBIntDisable

Disables the sources for USB interrupts.

# Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBIntDisable is a function pointer located at ROM\_USBTABLE[39].

### Parameters:

*ulBase* specifies the USB module base address. *ulFlags* specifies which interrupts to disable.

### **Description:**

This function will disable the USB controller from generating the interrupts indicated by the *ulFlags* parameter. There are three groups of interrupt sources, IN Endpoints, OUT Endpoints, and general status changes, specified by **USB\_INT\_HOST\_IN**, **USB\_INT\_HOST\_OUT**, **USB\_INT\_DEV\_IN**, **USB\_INT\_DEV\_OUT**, and **USB\_INT\_STATUS**. If **USB\_INT\_ALL** is specified then all interrupts will be disabled.

Note:

WARNING: This API cannot be used on endpoint numbers greater than endpoint 3 so ROM\_USBIntDisableControl() or ROM\_USBIntDisableEndpoint() should be used instead.

### **Returns:**

None.

# 24.3.1.45 ROM\_USBIntDisableControl

Disables control interrupts on a given USB controller.

# Prototype:

### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBIntDisableControl is a function pointer located at ROM\_USBTABLE[48].

#### **Parameters:**

*ulBase* specifies the USB module base address. *ulFlags* specifies which control interrupts to disable.

#### **Description:**

This function will disable the control interrupts for the USB controller specified by the *ulBase* parameter. The *ulFlags* parameter specifies which control interrupts to disable. The flags passed in the *ulFlags* parameters should be the definitions that start with **USB\_INTCTRL\_**\* and not any other **USB\_INT** flags.

### **Returns:**

None.

# 24.3.1.46 ROM\_USBIntDisableEndpoint

Disables endpoint interrupts on a given USB controller.

### Prototype:

### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBIntDisableEndpoint is a function pointer located at ROM\_USBTABLE[51].

#### **Parameters:**

*ulBase* specifies the USB module base address. *ulFlags* specifies which endpoint interrupts to disable.

# **Description:**

This function will disable endpoint interrupts for the USB controller specified by the *ulBase* parameter. The *ulFlags* parameter specifies which endpoint interrupts to disable. The flags passed in the *ulFlags* parameters should be the definitions that start with **USB\_INTEP\_**\* and not any other **USB\_INT** flags.

### **Returns:**

None.

# 24.3.1.47 ROM\_USBIntEnable

Enables the sources for USB interrupts.

# Prototype:

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBIntEnable is a function pointer located at ROM\_USBTABLE[40].

### Parameters:

*ulBase* specifies the USB module base address. *ulFlags* specifies which interrupts to enable.

### **Description:**

This function will enable the USB controller's ability to generate the interrupts indicated by the *ulFlags* parameter. There are three groups of interrupt sources, IN Endpoints, OUT Endpoints, and general status changes, specified by **USB\_INT\_HOST\_IN**, **USB\_INT\_HOST\_OUT**, **USB\_INT\_DEV\_IN**, **USB\_INT\_DEV\_OUT**, and **USB\_STATUS**. If **USB\_INT\_ALL** is specified then all interrupts will be enabled.

### Note:

A call must be made to enable the interrupt in the main interrupt controller to receive interrupts. The USBIntRegister() API performs this controller level interrupt enable. However if static interrupt handlers are used then then a call to ROM\_IntEnable() must be made in order to allow any USB interrupts to occur.

WARNING: This API cannot be used on endpoint numbers greater than endpoint 3 so ROM\_USBIntEnableControl() or ROM\_USBIntEnableEndpoint() should be used instead.

### Returns:

None.

# 24.3.1.48 ROM\_USBIntEnableControl

Enables control interrupts on a given USB controller.

# Prototype:

### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBIntEnableControl is a function pointer located at ROM\_USBTABLE[49].

### Parameters:

*ulBase* specifies the USB module base address. *ulFlags* specifies which control interrupts to enable.

# **Description:**

This function will enable the control interrupts for the USB controller specified by the *ulBase* parameter. The *ulFlags* parameter specifies which control interrupts to enable. The flags passed in the *ulFlags* parameters should be the definitions that start with **USB\_INTCTRL\_**\* and not any other **USB\_INT** flags.

#### **Returns:**

None.

# 24.3.1.49 ROM\_USBIntEnableEndpoint

Enables endpoint interrupts on a given USB controller.

# Prototype:

### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBIntEnableEndpoint is a function pointer located at ROM\_USBTABLE[52].

#### Parameters:

*ulBase* specifies the USB module base address. *ulFlags* specifies which endpoint interrupts to enable.

### Description:

This function will enable endpoint interrupts for the USB controller specified by the *ulBase* parameter. The *ulFlags* parameter specifies which endpoint interrupts to enable. The flags passed in the *ulFlags* parameters should be the definitions that start with **USB\_INTEP\_**\* and not any other **USB\_INT** flags.

#### Returns:

None.

# 24.3.1.50 ROM\_USBIntStatus

Returns the status of the USB interrupts.

### Prototype:

unsigned long ROM\_USBIntStatus(unsigned long ulBase)

### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBIntStatus is a function pointer located at ROM\_USBTABLE[0].

### Parameters:

ulBase specifies the USB module base address.

#### **Description:**

This function will read the source of the interrupt for the USB controller. There are three groups of interrupt sources, IN Endpoints, OUT Endpoints, and general status changes. This call will return the current status for all of these interrupts. The bit values returned should be compared against the USB\_HOST\_IN, USB\_HOST\_OUT, USB\_HOST\_EP0, USB\_DEV\_IN, USB\_DEV\_OUT, and USB\_DEV\_EP0 values.

### Note:

This call will clear the source of all of the general status interrupts.

WARNING: This API cannot be used on endpoint numbers greater than endpoint 3 so ROM\_USBIntStatusControl() or ROM\_USBIntStatusEndpoint() should be used instead.

### Returns:

Returns the status of the sources for the USB controller's interrupt.

# 24.3.1.51 ROM\_USBIntStatusControl

Returns the control interrupt status on a given USB controller.

### Prototype:

unsigned long
ROM\_USBIntStatusControl(unsigned long ulBase)

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBIntStatusControl is a function pointer located at ROM\_USBTABLE[50].

### Parameters:

ulBase specifies the USB module base address.

#### **Description:**

This function will read control interrupt status for a USB controller. This call will return the current status for control interrupts only, the endpoint interrupt status is retrieved by calling ROM\_USBIntStatusEndpoint(). The bit values returned should be compared against the USB\_INTCTRL\_\* values.

The following are the meanings of all **USB\_INCTRL\_** flags and the modes for which they are valid. These values apply to any calls to ROM\_USBIntStatusControl(), ROM\_USBIntEnableControl(), and ROM\_USBIntDisableControl(). Some of these flags are only valid in the following modes as indicated in the parenthesis: Host, Device, and OTG.

- **USB\_INTCTRL\_ALL** A full mask of all control interrupt sources.
- USB\_INTCTRL\_VBUS\_ERR A VBUS error has occurred (Host Only).
- USB\_INTCTRL\_SESSION Session Start Detected on A-side of cable (OTG Only).
- **USB\_INTCTRL\_SESSION\_END** Session End Detected (Device Only)
- USB\_INTCTRL\_DISCONNECT Device Disconnect Detected (Host Only)
- USB\_INTCTRL\_CONNECT Device Connect Detected (Host Only)
- USB\_INTCTRL\_SOF Start of Frame Detected.
- USB\_INTCTRL\_BABBLE USB controller detected a device signaling past the end of a frame. (Host Only)
- USB\_INTCTRL\_RESET Reset signaling detected by device. (Device Only)
- USB\_INTCTRL\_RESUME Resume signaling detected.
- USB\_INTCTRL\_SUSPEND Suspend signaling detected by device (Device Only)
- USB\_INTCTRL\_MODE\_DETECT OTG cable mode detection has completed (OTG Only)
- USB\_INTCTRL\_POWER\_FAULT Power Fault detected. (Host Only)

# Note:

This call will clear the source of all of the control status interrupts.

### **Returns:**

Returns the status of the control interrupts for a USB controller.

# 24.3.1.52 ROM\_USBIntStatusEndpoint

Returns the endpoint interrupt status on a given USB controller.

### Prototype:

```
unsigned long
ROM_USBIntStatusEndpoint(unsigned long ulBase)
```

### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBIntStatusEndpoint is a function pointer located at ROM\_USBTABLE[53].

# Parameters:

**ulBase** specifies the USB module base address.

## **Description:**

This function will read endpoint interrupt status for a USB controller. This call will return the current status for endpoint interrupts only, the control interrupt status is retrieved by calling ROM\_USBIntStatusControl(). The bit values returned should be compared against the USB\_INTEP\_\* values. These are grouped into classes for USB\_INTEP\_HOST\_\* and USB\_INTEP\_DEV\_\* values to handle both host and device modes with all endpoints.

#### Note:

This call will clear the source of all of the endpoint interrupts.

### Returns:

Returns the status of the endpoint interrupts for a USB controller.

# 24.3.1.53 ROM\_USBModeGet

Returns the current operating mode of the controller.

### Prototype:

unsigned long ROM\_USBModeGet(unsigned long ulBase)

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBModeGet is a function pointer located at ROM\_USBTABLE[46].

#### Parameters:

ulBase specifies the USB module base address.

### Description:

This function returns the current operating mode on USB controllers with OTG or Dual mode functionality.

For OTG controllers:

following The function will return on of the values on OTG con-USB OTG MODE ASIDE HOST, trollers: USB OTG MODE ASIDE DEV, USB\_OTG\_MODE\_BSIDE\_HOST, USB\_OTG\_MODE\_BSIDE\_DEV, USB OTG MODE NONE.

**USB\_OTG\_MODE\_ASIDE\_HOST** indicates that the controller is in host mode on the A-side of the cable.

**USB\_OTG\_MODE\_ASIDE\_DEV** indicates that the controller is in device mode on the A-side of the cable.

**USB\_OTG\_MODE\_BSIDE\_HOST** indicates that the controller is in host mode on the B-side of the cable.

**USB\_OTG\_MODE\_BSIDE\_DEV** indicates that the controller is in device mode on the B-side of the cable. If and OTG session request is started with no cable in place this is the default mode for the controller.

**USB\_OTG\_MODE\_NONE** indicates that the controller is not attempting to determine its role in the system.

For Dual Mode controllers:

The function will return on of the following values: USB\_DUAL\_MODE\_HOST, USB\_DUAL\_MODE\_DEVICE, or USB\_DUAL\_MODE\_NONE.

USB\_DUAL\_MODE\_HOST indicates that the controller is acting as a host.

**USB\_DUAL\_MODE\_DEVICE** indicates that the controller acting as a device.

**USB\_DUAL\_MODE\_NONE** indicates that the controller is not active as either a host or device.

# Returns:

Returns USB\_OTG\_MODE\_ASIDE\_HOST, USB\_OTG\_MODE\_ASIDE\_DEV, USB\_OTG\_MODE\_BSIDE\_HOST, USB\_OTG\_MODE\_BSIDE\_DEV, USB\_OTG\_MODE\_NONE, USB\_DUAL\_MODE\_HOST, USB\_DUAL\_MODE\_DEVICE, or USB\_DUAL\_MODE\_NONE.

# 24.3.1.54 ROM\_USBOTGHostRequest

This function will enable host negotiation protocol when in device mode.

### Prototype:

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBOTGHostRequest is a function pointer located at ROM\_USBTABLE[45].

#### Parameters:

*ulBase* specifies the USB module base address. *bStart* specifies if this call starts or ends a session.

# **Description:**

This function is used in OTG mode when the USB controller is on the B-Side of the cable and it needs to become the host during a session. If the *bHNP* parameter is set to **true**, then this will enable the USB controller to initiate the Host Negotiation Protocol(HNP) and if it is set to **false** it will disable HNP. Enabling the HNP sequence will allow the HNP protocol to start the next time the USB controller sees a suspend condition on the bus. If the sequence is successful, the USB controller will generate a **USB\_INTCTRL\_CONNECT** interrupt. The USB controller will also automatically generate a reset condition on the bus.

#### Note:

The application code should wait at least 20ms after receiving the USB\_INTCTRL\_CONNECT interrupt before clearing the reset condition with a call to ROM\_USBHostReset().

In order to leave host mode due to a successful HNP sequence the USB controller must put the bus into suspend via a call to ROM\_USBHostSuspend(). This signals the A-Side of the cable to resume host operation.

### Returns:

None.

# 24.3.1.55 ROM\_USBPHYPowerOff

## Powers off the USB PHY.

### Prototype:

void
ROM\_USBPHYPowerOff(unsigned long ulBase)

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBPHYPowerOff is a function pointer located at ROM\_USBTABLE[56].

# Parameters:

ulBase specifies the USB module base address.

# **Description:**

This function will power off the USB PHY, reducing the current consuption of the device. While in the powered off state, the USB controller will be unable to operate.

# Returns:

None.

# 24.3.1.56 ROM\_USBPHYPowerOn

# Powers on the USB PHY.

# Prototype:

```
void
ROM_USBPHYPowerOn(unsigned long ulBase)
```

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_USBTABLE is an array of pointers located at ROM\_APITABLE[16]. ROM\_USBPHYPowerOn is a function pointer located at ROM\_USBTABLE[57].

# Parameters:

ulBase specifies the USB module base address.

# **Description:**

This function will power on the USB PHY, enabling it return to normal operation. By default, the PHY is powered on, so this function only needs to be called if ROM\_USBPHYPowerOff() has previously been called.

# Returns:

None.

# 25 Watchdog Timer

Introduction .	 	 	 	 
Functions	 	 	 	 

# 25.1 Introduction

The watchdog timer API provides a set of functions for using the watchdog timer module. Functions are provided to deal with the watchdog timer interrupts, and to handle status and configuration of the watchdog timer.

The watchdog timer module's function is to prevent system hangs. The watchdog timer module consists of a 32-bit down counter, a programmable load register, interrupt generation logic, and a locking register. Once the watchdog timer has been configured, the lock register can be written to prevent the timer configuration from being inadvertently altered.

The watchdog timer can be configured to generate an interrupt to the processor upon its first timeout, and to generate a reset signal upon its second timeout. The watchdog timer module generates the first timeout signal when the 32-bit counter reaches the zero state after being enabled; enabling the counter also enables the watchdog timer interrupt. After the first timeout event, the 32-bit counter is reloaded with the value of the watchdog timer load register, and the timer resumes counting down from that value. If the timer counts down to its zero state again before the first timeout interrupt is cleared, and the reset signal has been enabled, the watchdog timer asserts its reset signal to the system. If the interrupt is cleared before the 32-bit counter reaches its second timeout, the 32-bit counter is loaded with the value in the load register, and counting resumes from that value. If the load register is written with a new value while the watchdog timer counter is counting, then the counter is loaded with the new value and continues counting.

# 25.2 Functions

# Functions

- void ROM\_WatchdogEnable (unsigned long ulBase)
- void ROM\_WatchdogIntClear (unsigned long ulBase)
- void ROM\_WatchdogIntEnable (unsigned long ulBase)
- unsigned long ROM\_WatchdogIntStatus (unsigned long ulBase, tBoolean bMasked)
- void ROM\_WatchdogLock (unsigned long ulBase)
- tBoolean ROM\_WatchdogLockState (unsigned long ulBase)
- unsigned long ROM\_WatchdogReloadGet (unsigned long ulBase)
- void ROM\_WatchdogReloadSet (unsigned long ulBase, unsigned long ulLoadVal)
- void ROM\_WatchdogResetDisable (unsigned long ulBase)
- void ROM\_WatchdogResetEnable (unsigned long ulBase)
- tBoolean ROM\_WatchdogRunning (unsigned long ulBase)
- void ROM\_WatchdogStallDisable (unsigned long ulBase)
- void ROM\_WatchdogStallEnable (unsigned long ulBase)
- void ROM\_WatchdogUnlock (unsigned long ulBase)

unsigned long ROM\_WatchdogValueGet (unsigned long ulBase)

# 25.2.1 Function Documentation

# 25.2.1.1 ROM\_WatchdogEnable

Enables the watchdog timer.

# Prototype:

void ROM\_WatchdogEnable(unsigned long ulBase)

## **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_WATCHDOGTABLE is an array of pointers located at ROM\_APITABLE[12]. ROM\_WatchdogEnable is a function pointer located at ROM\_WATCHDOGTABLE[2].

### Parameters:

ulBase is the base address of the watchdog timer module.

### **Description:**

This will enable the watchdog timer counter and interrupt.

### Note:

This function will have no effect if the watchdog timer has been locked.

### See also:

ROM\_WatchdogLock(), ROM\_WatchdogUnlock()

### Returns:

None.

# 25.2.1.2 ROM\_WatchdogIntClear

Clears the watchdog timer interrupt.

### **Prototype:**

```
void
ROM_WatchdogIntClear(unsigned long ulBase)
```

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_WATCHDOGTABLE is an array of pointers located at ROM\_APITABLE[12]. ROM\_WatchdogIntClear is a function pointer located at ROM\_WATCHDOGTABLE[0].

# Parameters:

**ulBase** is the base address of the watchdog timer module.

# **Description:**

The watchdog timer interrupt source is cleared, so that it no longer asserts.

# Note:

Because there is a write buffer in the Cortex-M3 processor, it may take several clock cycles before the interrupt source is actually cleared. Therefore, it is recommended that the interrupt source be cleared early in the interrupt handler (as opposed to the very last action) to avoid returning from the interrupt handler before the interrupt source is actually cleared. Failure to do so may result in the interrupt handler being immediately reentered (because the interrupt controller still sees the interrupt source asserted).

# Returns:

None.

# 25.2.1.3 ROM\_WatchdogIntEnable

Enables the watchdog timer interrupt.

## Prototype:

void ROM\_WatchdogIntEnable(unsigned long ulBase)

### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_WATCHDOGTABLE is an array of pointers located at ROM\_APITABLE[12]. ROM\_WatchdogIntEnable is a function pointer located at ROM\_WATCHDOGTABLE[11].

### **Parameters:**

ulBase is the base address of the watchdog timer module.

### **Description:**

Enables the watchdog timer interrupt.

### Note:

This function will have no effect if the watchdog timer has been locked.

### See also:

ROM\_WatchdogLock(), ROM\_WatchdogUnlock(), ROM\_WatchdogEnable()

# **Returns:**

None.

# 25.2.1.4 ROM\_WatchdogIntStatus

Gets the current watchdog timer interrupt status.

# Prototype:

```
unsigned long
ROM_WatchdogIntStatus(unsigned long ulBase,
tBoolean bMasked)
```

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_WATCHDOGTABLE is an array of pointers located at ROM\_APITABLE[12]. ROM\_WatchdogIntStatus is a function pointer located at ROM\_WATCHDOGTABLE[12].

# **Parameters:**

ulBase is the base address of the watchdog timer module.

**bMasked** is **false** if the raw interrupt status is required and **true** if the masked interrupt status is required.

# **Description:**

This returns the interrupt status for the watchdog timer module. Either the raw interrupt status or the status of interrupt that is allowed to reflect to the processor can be returned.

### **Returns:**

Returns the current interrupt status, where a 1 indicates that the watchdog interrupt is active, and a 0 indicates that it is not active.

# 25.2.1.5 ROM\_WatchdogLock

Enables the watchdog timer lock mechanism.

# Prototype:

void
ROM\_WatchdogLock(unsigned long ulBase)

### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_WATCHDOGTABLE is an array of pointers located at ROM\_APITABLE[12]. ROM\_WatchdogLock is a function pointer located at ROM\_WATCHDOGTABLE[5].

# Parameters:

ulBase is the base address of the watchdog timer module.

# **Description:**

Locks out write access to the watchdog timer configuration registers.

#### **Returns:**

None.

# 25.2.1.6 ROM\_WatchdogLockState

Gets the state of the watchdog timer lock mechanism.

# Prototype:

```
tBoolean
ROM_WatchdogLockState(unsigned long ulBase)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_WATCHDOGTABLE is an array of pointers located at ROM\_APITABLE[12]. ROM\_WatchdogLockState is a function pointer located at ROM\_WATCHDOGTABLE[7].

### Parameters:

ulBase is the base address of the watchdog timer module.

### **Description:**

Returns the lock state of the watchdog timer registers.

#### **Returns:**

Returns true if the watchdog timer registers are locked, and false if they are not locked.

# 25.2.1.7 ROM\_WatchdogReloadGet

Gets the watchdog timer reload value.

### Prototype:

```
unsigned long
ROM_WatchdogReloadGet(unsigned long ulBase)
```

### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_WATCHDOGTABLE is an array of pointers located at ROM\_APITABLE[12]. ROM\_WatchdogReloadGet is a function pointer located at ROM\_WATCHDOGTABLE[9].

### **Parameters:**

ulBase is the base address of the watchdog timer module.

#### **Description:**

This function gets the value that is loaded into the watchdog timer when the count reaches zero for the first time.

### See also:

ROM\_WatchdogReloadSet()

### **Returns:**

None.

# 25.2.1.8 ROM\_WatchdogReloadSet

Sets the watchdog timer reload value.

# Prototype:

```
void
ROM_WatchdogReloadSet(unsigned long ulBase,
unsigned long ulLoadVal)
```

### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_WATCHDOGTABLE is an array of pointers located at ROM\_APITABLE[12]. ROM\_WatchdogReloadSet is a function pointer located at ROM\_WATCHDOGTABLE[8].

### **Parameters:**

*ulBase* is the base address of the watchdog timer module. *ulLoadVal* is the load value for the watchdog timer.

# **Description:**

This function sets the value to load into the watchdog timer when the count reaches zero for the first time; if the watchdog timer is running when this function is called, then the value will be immediately loaded into the watchdog timer counter. If the *ulLoadVal* parameter is 0, then an interrupt is immediately generated.

### Note:

This function will have no effect if the watchdog timer has been locked.

# See also:

ROM\_WatchdogLock(), ROM\_WatchdogUnlock(), ROM\_WatchdogReloadGet()

## Returns:

None.

# 25.2.1.9 ROM\_WatchdogResetDisable

Disables the watchdog timer reset.

# Prototype:

```
void
ROM_WatchdogResetDisable(unsigned long ulBase)
```

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_WATCHDOGTABLE is an array of pointers located at ROM\_APITABLE[12]. ROM\_WatchdogResetDisable is a function pointer located at ROM\_WATCHDOGTABLE[4].

### **Parameters:**

ulBase is the base address of the watchdog timer module.

# **Description:**

Disables the capability of the watchdog timer to issue a reset to the processor upon a second timeout condition.

### Note:

This function will have no effect if the watchdog timer has been locked.

### See also:

ROM\_WatchdogLock(), ROM\_WatchdogUnlock()

# Returns:

None.

# 25.2.1.10 ROM\_WatchdogResetEnable

Enables the watchdog timer reset.

```
void
ROM_WatchdogResetEnable(unsigned long ulBase)
```

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_WATCHDOGTABLE is an array of pointers located at ROM\_APITABLE[12]. ROM\_WatchdogResetEnable is a function pointer located at ROM\_WATCHDOGTABLE[3].

### Parameters:

ulBase is the base address of the watchdog timer module.

### **Description:**

Enables the capability of the watchdog timer to issue a reset to the processor upon a second timeout condition.

# Note:

This function will have no effect if the watchdog timer has been locked.

# See also:

ROM\_WatchdogLock(), ROM\_WatchdogUnlock()

### Returns:

None.

# 25.2.1.11 ROM\_WatchdogRunning

Determines if the watchdog timer is enabled.

## Prototype:

```
tBoolean
ROM_WatchdogRunning(unsigned long ulBase)
```

#### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_WATCHDOGTABLE is an array of pointers located at ROM\_APITABLE[12]. ROM\_WatchdogRunning is a function pointer located at ROM\_WATCHDOGTABLE[1].

### **Parameters:**

ulBase is the base address of the watchdog timer module.

### **Description:**

This will check to see if the watchdog timer is enabled.

#### **Returns:**

Returns true if the watchdog timer is enabled, and false if it is not.

# 25.2.1.12 ROM\_WatchdogStallDisable

Disables stalling of the watchdog timer during debug events.

```
void
ROM_WatchdogStallDisable(unsigned long ulBase)
```

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_WATCHDOGTABLE is an array of pointers located at ROM\_APITABLE[12]. ROM\_WatchdogStallDisable is a function pointer located at ROM\_WATCHDOGTABLE[14].

### Parameters:

ulBase is the base address of the watchdog timer module.

### **Description:**

This function disables the debug mode stall of the watchdog timer. By doing so, the watchdog timer continues to count regardless of the processor debug state.

### Returns:

None.

# 25.2.1.13 ROM\_WatchdogStallEnable

Enables stalling of the watchdog timer during debug events.

# Prototype:

```
void
ROM_WatchdogStallEnable(unsigned long ulBase)
```

### **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_WATCHDOGTABLE is an array of pointers located at ROM\_APITABLE[12]. ROM\_WatchdogStallEnable is a function pointer located at ROM\_WATCHDOGTABLE[13].

### **Parameters:**

ulBase is the base address of the watchdog timer module.

### **Description:**

This function allows the watchdog timer to stop counting when the processor is stopped by the debugger. By doing so, the watchdog is prevented from expiring (typically almost immediately from a human time perspective) and resetting the system (if reset is enabled). The watchdog will instead expired after the appropriate number of processor cycles have been executed while debugging (or at the appropriate time after the processor has been restarted).

### **Returns:**

None.

# 25.2.1.14 ROM\_WatchdogUnlock

Disables the watchdog timer lock mechanism.

```
void
ROM_WatchdogUnlock(unsigned long ulBase)
```

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_WATCHDOGTABLE is an array of pointers located at ROM\_APITABLE[12]. ROM\_WatchdogUnlock is a function pointer located at ROM\_WATCHDOGTABLE[6].

# Parameters:

ulBase is the base address of the watchdog timer module.

# **Description:**

Enables write access to the watchdog timer configuration registers.

# **Returns:**

None.

# 25.2.1.15 ROM\_WatchdogValueGet

Gets the current watchdog timer value.

# Prototype:

unsigned long ROM\_WatchdogValueGet(unsigned long ulBase)

# **ROM Location:**

ROM\_APITABLE is an array of pointers located at 0x0100.0010. ROM\_WATCHDOGTABLE is an array of pointers located at ROM\_APITABLE[12]. ROM\_WatchdogValueGet is a function pointer located at ROM\_WATCHDOGTABLE[10].

### **Parameters:**

ulBase is the base address of the watchdog timer module.

# **Description:**

This function reads the current value of the watchdog timer.

# **Returns:**

Returns the current value of the watchdog timer.

# **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Mobile Processors	www.ti.com/omap		
Wireless Connectivity	www.ti.com/wirelessconnectivity		
	TI E2E Commu	e2e.ti.com	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008-2012, Texas Instruments Incorporated