Cyclone V Device Datasheet



This datasheet describes the electrical characteristics, switching characteristics, configuration specifications, and I/O timing for Cyclone[®] V devices.

Cyclone V devices are offered in commercial and industrial grades. Commercial devices are offered in –C6 (fastest), –C7, and –C8 speed grades. Industrial devices are offered in the –I7 speed grade. Automotive devices are offered in the –A7 speed grade.

For more information about the densities and packages of devices in the Cyclone V family, refer to the *Cyclone V Device Overview*.

Electrical Characteristics

The following sections describe the electrical characteristics of Cyclone V devices.

Operating Conditions

Cyclone V devices are rated according to a set of defined parameters. To maintain the highest possible performance and reliability of the Cyclone V devices, you must consider the operating requirements described in this datasheet.



© 2013 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at www.altera.com/common/legal.html. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.





Absolute Maximum Ratings

Absolute maximum ratings define the maximum operating conditions for Cyclone V devices. The values are based on experiments conducted with the devices and theoretical modeling of breakdown and damage mechanisms.

The functional operation of the device is not implied for these conditions.



Conditions other than those listed in Table 1 may cause permanent damage to the device. Additionally, device operation at the absolute maximum ratings for extended periods of time may have adverse effects on the device.

Table 1 lists the Cyclone V absolute maximum ratings.

Table 1. Absolute Maximum Ratings for Cyclone V Devices

Symbol	Description	Minimum	Maximum	Unit
V _{CC}	Core voltage and periphery circuitry power supply	-0.5	1.43	V
V _{CCPGM}	Configuration pins power supply	-0.5	3.90	V
V _{CC_AUX}	Auxiliary supply	-0.5	3.25	V
V _{CCBAT}	Battery back-up power supply for design security volatile key register	-0.5	3.90	V
V _{CCPD}	I/O pre-driver power supply	-0.5	3.90	V
V _{CCIO}	I/O power supply	-0.5	3.90	V
V _{CCA_FPLL}	PLL analog power supply	-0.5	3.25	V
V _{CCH_GXB}	Transceiver high voltage power	-0.5	3.25	V
V _{CCE_GXB}	Transceiver power	-0.5	1.50	V
V _{CCL_GXB}	Transceiver clock network power	-0.5	1.50	V
VI	DC input voltage	-0.5	3.80	V
V _{CC_HPS}	HPS core voltage and periphery circuitry power supply	-0.5	1.43	V
V _{CCPD_HPS}	HPS I/O pre-driver power supply	-0.5	3.90	V
V _{CCIO_HPS}	HPS I/O power supply	-0.5	3.90	V
V _{CCRSTCLK_HPS}	HPS reset and clock input pins power supply	-0.5	3.25	V
V _{CCPLL_HPS}	HPS PLL analog power supply	-0.5	3.25	V
I _{OUT}	DC output current per pin	-25	40	mA
TJ	Operating junction temperature	-55	125	°C
T _{STG}	Storage temperature (No bias)	-65	150	°C

Maximum Allowed Overshoot and Undershoot Voltage

During transitions, input signals may overshoot to the voltage listed in Table 2 and undershoot to -2.0 V for input currents less than 100 mA and periods shorter than 20 ns.

The maximum allowed overshoot duration is specified as a percentage of high time over the lifetime of the device. A DC signal is equivalent to 100% duty cycle.

For example, a signal that overshoots to 4.00 V can only be at 4.00 V for ~15% over the lifetime of the device; for a device lifetime of 10 years, this amounts to 1.5 years.

Table 2 lists the maximum allowed input overshoot voltage and the duration of the overshoot voltage as a percentage of device lifetime.

Table 2. Maximum Allowed Overshoot During Transitions for Cyclone V Devices

Symbol	Description	Condition (V)	Overshoot Duration as % of High Time	Unit
		3.8	100	%
		3.85	68	%
		3.9	45	%
		3.95	28	%
		4	15	%
		4.05	13	%
		4.1	11	%
		4.15	9	%
Vi (AC)	AC input voltage	4.2	8	%
		4.25	7	%
		4.3	5.4	%
		4.35	3.2	%
		4.4	1.9	%
		4.45	1.1	%
		4.5	0.6	%
		4.55	0.4	%
		4.6	0.2	%

Recommended Operating Conditions

Recommended operating conditions are the functional operation limits for the AC and DC parameters for Cyclone V devices.

Table 3 lists the steady-state voltage values expected from Cyclone V devices. Power supply ramps must all be strictly monotonic, without plateaus.

Table 3. Recommended Operating Conditions for Cyclone V Devices (Part 1 of 2)

Symbol	Description	Condition	Minimum	Typical	Maximum	Unit
V _{CC}	Core voltage, periphery circuitry power supply, transceiver physical coding sublayer (PCS) power supply, and transceiver PCI Express [®] (PCIe [®]) hard IP digital power supply	_	1.07	1.1	1.13	V
V _{CC_AUX}	Auxiliary supply		2.375	2.5	2.625	V
	I/O pre-driver (3.3 V) power supply		3.135	3.3	3.465	V
V _{CCPD} (1)	I/O pre-driver (3.0 V) power supply		2.85	3.0	3.15	V
	I/O pre-driver (2.5 V) power supply		2.375	2.5	2.625	V
	I/O buffers (3.3 V) power supply		3.135	3.3	3.465	V
	I/O buffers (3.0 V) power supply		2.85	3.0	3.15	V
	I/O buffers (2.5 V) power supply		2.375	2.5	2.625	V
M	I/O buffers (1.8 V) power supply		1.71	1.8	1.89	V
V _{CCIO}	I/O buffers (1.5 V) power supply		1.425	1.5	1.575	V
	I/O buffers (1.35 V) power supply	_	1.283	1.35	1.418	V
	I/O buffers (1.25 V) power supply		1.19	1.25	1.31	V
	I/O buffers (1.2 V) power supply		1.14	1.2	1.26	V
	Configuration pins (3.3 V) power supply	_	3.135	3.3	3.465	V
M	Configuration pins (3.0 V) power supply		2.85	3.0	3.15	V
V _{CCPGM}	Configuration pins (2.5 V) power supply	_	2.375	2.5	2.625	V
	Configuration pins (1.8 V) power supply		1.71	1.8	1.89	V
V _{CCA_FPLL} (2)	PLL analog voltage regulator power supply		2.375	2.5	2.625	V
V _{CCBAT} (3)	Battery back-up power supply (For design security volatile key register)		1.2		3.0	V
VI	DC input voltage		-0.5	_	3.6	V
V ₀	Output voltage	_	0		V _{CCIO}	V
		Commercial	0		85	°C
TJ	Operating junction temperature	Industrial	-40		100	°C
		Automotive	-40		125	°C

Symbol	Description	Condition	Minimum	Typical	Maximum	Unit
t _{RAMP} ⁽⁴⁾	Power supply ramp time	Standard POR	200 µs	—	100 ms	—
		Fast POR	200 µs	—	4 ms	—

Table 3. Recommended Operating Conditions for Cyclone V Devices (Part 2 of 2)

Notes to Table 3:

(1) V_{CCPD} must be 2.5 V when V_{CCI0} is 2.5, 1.8, 1.5, 1.35, 1.25 or 1.2 V. V_{CCPD} must be 3.0 V when V_{CCI0} is 3.0 V. V_{CCPD} must be 3.3 V when V_{CCI0} is 3.3 V.

(2) PLL digital voltage is regulated from $V_{\mbox{CCA_FPLL}}.$

(3) If you do not use the design security feature in Cyclone V devices, connect V_{CCBAT} to a 1.5-V, 2.5-V, or 3.0-V power supply. The power-on reset (POR) circuitry monitors V_{CCBAT}. Cyclone V devices do not exit POR if V_{CCBAT} is not powered up.

Table 4 lists the transceiver power supply recommended operating conditions for Cyclone V GX, GT, SX, and ST devices.

Table 4. Transceiver Power Supply Operating Conditions for Cyclone V GX, GT, SX, and ST Devices

Symbol	Description	Minimum	Typical	Maximum	Unit
V _{CCH_GXBL}	Transceiver high voltage power (left side)	2.375	2.5	2.625	V
V _{CCE_GXBL} ^{(1), (2)}	Transmitter and receiver power (left side)	1.07/1.17	1.1/1.2	1.13/1.23	V
V _{CCL_GXBL} ^{(1), (2)}	Clock network power (left side)	1.07/1.17	1.1/1.2	1.13/1.23	V

Notes to Table 4:

(1) Altera recommends increasing the V_{CCE GXBL} and V_{CCL GXBL} typical value from 1.1 V to 1.2 V for Cyclone V GT FPGA systems which require full compliance to the PCIe Gen2 transmit jitter specification. For more information about the maximum full duplex channels recommended in Cyclone V GT and ST devices under this condition, refer to the *Transceiver Protocol Configurations in Cyclone V Devices* chapter.

(2) Altera recommends increasing the V_{CCE_GXBL} and V_{CCL_GXBL} typical value from 1.1 V to 1.2 V for full compliance to CPRI transmit jitter specification at 4.9152 Gbps (Cyclone V GT and ST devices) and 6.144Gbps (Cyclone V GT devices only). For more information about the maximum full duplex channels recommended in Cyclone V GT devices for CPRI 6.144 Gbps, refer to the *Transceiver Protocol Configurations in Cyclone V Devices* chapter.

Table 5 lists the steady-state voltage values expected from Cyclone V system-on-a-chip (SoC) devices with ARM[®]-based hard processor system (HPS). Power supply ramps must all be strictly monotonic, without plateaus.

Table 5. HPS Power Supply Operating Conditions for Cyclone V SE, SX, and ST Devices ⁽¹⁾ (Part 1 of 2)
--

Symbol	Description	Minimum	Typical	Maximum	Unit
V _{CC_HPS}	HPS core voltage and periphery circuitry power supply	1.07	1.1	1.13	V
	HPS I/O pre-driver (3.3 V) power supply	3.135	3.3	3.465	V
V _{CCPD_HPS} (2)	HPS I/O pre-driver (3.0 V) power supply	2.85	3.0	3.15	V
	HPS I/O pre-driver (2.5 V) power supply	2.375	2.5	2.625	V
	HPS I/O buffers (3.3 V) power supply	3.135	3.3	3.465	V
	HPS I/O buffers (3.0 V) power supply	2.85	3.0	3.15	V
	HPS I/O buffers (2.5 V) power supply	2.375	2.5	2.625	V
V _{CCIO_HPS}	HPS I/O buffers (1.8 V) power supply	1.71	1.8	1.89	V
	HPS I/O buffers (1.5 V) power supply	1.425	1.5	1.575	V
	HPS I/O buffers (1.35 V) power supply ⁽³⁾	1.283	1.35	1.418	V
	HPS I/O buffers (1.2 V) power supply	1.14	1.2	1.26	V

⁽⁴⁾ This is also applicable to HPS power supply. For HPS power supply, refer to t_{RAMP} specifications for standard POR when HPS_PORSEL = 0 and t_{RAMP} specifications for fast POR when HPS_PORSEL = 1.

Symbol	Description	Minimum	Typical	Maximum	Unit
	HPS reset and clock input pins (3.3 V) power supply	3.135	3.3	3.465	V
V _{CCRSTCLK_HPS}	HPS reset and clock input pins (3.0 V) power supply	2.85	3.0	3.15	V
	HPS reset and clock input pins (2.5 V) power supply	2.375	2.5	2.625	V
	HPS reset and clock input pins (1.8 V) power supply	1.71	1.8	1.89	V
V _{CCPLL_HPS}	HPS PLL analog voltage regulator power supply	2.375	2.5	2.625	V
V _{CC_AUX_SHARED}	HPS and FPGA shared auxiliary power supply	2.375	2.5	2.625	V

Table 5. HPS Power Supply Operating Conditions for Cyclone V SE, SX, and ST Devices (1) (Part 2 of 2)

Notes to Table 5:

(1) Refer to Table 3 for the steady-state voltage values expected from the FPGA portion of the Cyclone V SoC devices.

(2) V_{CCPD_HPS} must be 2.5 V when V_{CCIO_HPS} is 2.5, 1.8, 1.5, or 1.2 V. V_{CCPD_HPS} must be 3.0 V when V_{CCIO_HPS} is 3.0 V. V_{CCPD_HPS} must be 3.3 V when V_{CCIO_HPS} is 3.3 V.

(3) V_{CCIO_HPS} 1.35 V is supported for HPS row I/O bank only.

DC Characteristics

This section lists the following specifications:

- Supply Current and Power Consumption
- I/O Pin Leakage Current
- Bus Hold Specifications
- OCT Specifications
- Pin Capacitance
- Hot Socketing

Supply Current and Power Consumption

Standby current is the current drawn from the respective power rails used for power budgeting.

Altera offers two ways to estimate power for your design—the Excel-based Early Power Estimator (EPE) and the Quartus[®] II PowerPlay Power Analyzer feature.

Use the Excel-based Early Power Estimator (EPE) before you start your design to estimate the supply current for your design. The EPE provides a magnitude estimate of the device power because these currents vary greatly with the resources you use.

The Quartus II PowerPlay Power Analyzer provides better quality estimates based on the specifics of the design after you complete place-and-route. The PowerPlay Power Analyzer can apply a combination of user-entered, simulation-derived, and estimated signal activities that, when combined with detailed circuit models, yields very accurate power estimates.

For more information about power estimation tools, refer to the PowerPlay Early Power Estimator User Guide and the PowerPlay Power Analysis chapter in the Quartus II Handbook.

I/O Pin Leakage Current

Table 6 lists the Cyclone V I/O pin leakage current specifications.

Table 6. I/O Pin Leakage Current for Cyclone V Devices

Symbol	Description	Conditions	Min	Тур	Max	Unit
I _I	Input pin	$V_{I} = 0 V \text{ to } V_{CCIOMAX}$	-30	—	30	μA
I _{OZ}	Tri-stated I/O pin	$V_0 = 0 V \text{ to } V_{\text{CCIOMAX}}$	-30	_	30	μA

Bus Hold Specifications

Table 7 lists the Cyclone V device bus hold specifications. The bus-hold trip points are based on calculated input voltages from the JEDEC standard.

Table 7. Bus Hold Parameters for Cyclone V Devices

								V _{ccio}	(V)						
Parameter	Symbol	Conditions	1	.2	1	.5	1	.8	2	.5	3	.0	3	.3	Unit
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Bus-hold, low, sustaining current	I _{SUSL}	V _{IN} > V _{IL} (max.)	8	_	12	_	30	_	50	_	70	_	70	_	μA
Bus-hold, high, sustaining current	I _{SUSH}	V _{IN} < V _{IH} (min.)	-8	_	-12	_	-30	_	-50	_	-70	_	-70	_	μA
Bus-hold, low, overdrive current	I _{odl}	OV < V _{IN} < V _{CCIO}	_	125		175		200		300		500	_	500	μA
Bus-hold, high, overdrive current	I _{odh}	OV < V _{IN} < V _{CCIO}		-125		-175		-200		-300		-500		-500	μA
Bus-hold trip point	V _{TRIP}		0.3	0.9	0.375	1.125	0.68	1.07	0.7	1.7	0.8	2	0.8	2	V

OCT Specifications

If you enable on-chip termination (OCT) calibration, calibration is automatically performed at power up for I/Os connected to the calibration block.

Table 8 lists the Cyclone V OCT termination calibration accuracy specifications. The OCT calibration accuracy is valid at the time of calibration only.

Table 8. OCT Calibration Accuracy Specifications for Cyclone V Devices

0k.a.l	Basadatian	0	Cal	ibration Accur	acy		
Symbol	Description	Conditions (V)	-C6	- C 7, -I7	- C 8, -A7	– Unit	
25-Ω R _S	Internal series termination with calibration (25-Ω setting)	V _{CCI0} = 3.0, 2.5, 1.8, 1.5, 1.2	±15	±15	±15	%	
50-Ω R _S	Internal series termination with calibration (50-Ω setting)	V _{CCI0} = 3.0, 2.5, 1.8, 1.5, 1.2	±15	±15	±15	%	
34- Ω and 40- Ω ${\rm R_S}$			±15	±15	±15	%	
48-Ω, 60-Ω, and 80-Ω R _S	Internal series termination with calibration (48- Ω , 60- Ω , and 80- Ω setting)	V _{CCI0} = 1.2	±15	±15	±15	%	
50-Ω R _T	Internal parallel termination with calibration (50-Ω setting)	V _{CCIO} = 2.5, 1.8, 1.5, 1.2	-10 to +40	-10 to +40	-10 to +40	%	
20-Ω, 30-Ω, 40-Ω, 60-Ω, and 120-Ω R _T	Internal parallel termination with calibration (20-Ω, 30-Ω, 40-Ω, 60-Ω, and 120-Ω setting)	V _{CCI0} = 1.5, 1.35, 1.25	-10 to +40	-10 to +40	-10 to +40	%	
60- Ω and 120- Ω R _T	Internal parallel termination with calibration (60-Ω and 120-Ω setting)	on with calibration V _{CCIO} = 1.2 -10 to +40 -10 to +40 -10		-10 to +40	%		
$25\text{-}\Omega\;R_{S_left_shift}$	Internal left shift series termination with calibration (25- $\Omega R_{S_left_shift}$ setting)	V _{CCI0} = 3.0, 2.5, 1.8, 1.5, 1.2	±15	±15	±15	%	

Calibration accuracy for the calibrated on-chip series termination ($R_S OCT$) and on-chip parallel termination ($R_T OCT$) are applicable at the moment of calibration. When process, voltage, and temperature (PVT) conditions change after calibration, the tolerance may change.

Table 9 lists the Cyclone V OCT without calibration resistance tolerance to PVT changes.

Cumbel	Description	Conditions (II)	Resistance Tolerance				
Symbol	Description	Conditions (V)	-C6	- C 7, -I7	- C 8, -A7	Unit	
25-Ω R _S	Internal series termination without calibration (25-Ω setting)	$V_{CCI0} = 3.0$ and 2.5	±30	±40	±40	%	
25-Ω R _S	Internal series termination without calibration (25-Ω setting)	V _{CCI0} = 1.8 and 1.5	±30	±40	±40	%	
25-Ω R _S	Internal series termination without calibration (25-Ω setting)	V _{CCI0} = 1.2	±35	±50	±50	%	
50-Ω R _S	Internal series termination without calibration (50- Ω setting)	$V_{CCI0} = 3.0$ and 2.5	±30	±40	±40	%	
50-Ω R _S	Internal series termination without calibration (50-Ω setting)	V _{CCI0} = 1.8 and 1.5	±30	±40	±40	%	
50-Ω R _S	Internal series termination without calibration (50-Ω setting)	V _{CCI0} = 1.2	±35	±50	±50	%	
100-Ω R _D	Internal differential termination (100- Ω setting)	V _{CCI0} = 2.5	±25	±40	±40	%	

Use Table 10 to determine the OCT variation after power-up calibration and Equation 1 to determine the OCT variation without recalibration.

Equation 1. OCT Variation Without Recalibration ^{(1), (2), (3), (4), (5), (6)}

$$R_{OCT} = R_{SCAL} \left(1 + \langle \frac{dR}{dT} \times \Delta T \rangle \pm \langle \frac{dR}{dV} \times \Delta V \rangle \right)$$

Notes to Equation 1:

- (1) The R_{OCT} value calculated from Equation 1 shows the range of OCT resistance with the variation of temperature and V_{CCIO} .
- (2) R_{SCAL} is the OCT resistance value at power-up.
- (3) ΔT is the variation of temperature with respect to the temperature at power up.
- (4) ΔV is the variation of voltage with respect to V_{CCI0} at power up.
- (5) dR/dT is the percentage change of R_{SCAL} with temperature.
- (6) dR/dV is the percentage change of R_{SCAL} with voltage.

Table 10 lists the OCT variation with temperature and voltage after the power-up calibration. The OCT variation is valid for a V_{CCIO} range of ±5% and a temperature range of 0° to 85°C.

Symbol	Description	V _{CCIO} (V)	Typical	Unit	
		3.0	0.100		
		2.5	0.100		
		1.8	0.100		
dR/dV	OCT variation with voltage without recalibration	1.5	0.100	%/mV	
		1.35	0.150		
		1.25	0.150		
		1.2	0.150		
		3.0	0.189	-	
		2.5	0.208		
		1.8	0.266		
dR/dT	OCT variation with temperature without recalibration	1.5	0.273	%/°C	
		1.35	0.200		
		1.25	0.200	1	
		1.2	0.317	1	

 Table 10. OCT Variation after Power-Up Calibration for Cyclone V Devices

Pin Capacitance

Table 11 lists the Cyclone V device family pin capacitance.

Symbol	Description	Value	Unit
CIOTB	Input capacitance on top and bottom I/O pins	6	pF
C _{IOLR}	Input capacitance on left and right I/O pins	6	рF
C _{OUTFB}	Input capacitance on dual-purpose clock output and feedback pins	6	pF

Hot Socketing

Table 12 lists the hot socketing specifications for Cyclone V devices.

Table 12. Hot Socketing Specifications for Cyclone V Devices

Symbol	Description	Maximum
I _{IOPIN (DC)}	DC current per I/O pin	300 μA
I _{IOPIN (AC)}	AC current per I/O pin	8 mA (1)
I _{XCVR-TX (DC)}	DC current per transceiver transmitter (TX) pin	100 mA
I _{XCVR-RX (DC)}	DC current per transceiver receiver (RX) pin	50 mA

Note to Table 12:

(1) The I/O ramp rate is 10 ns or more. For ramp rates faster than 10 ns, $|I_{10PIN}| = C dv/dt$, in which C is the I/O pin capacitance and dv/dt is the slew rate.

Internal Weak Pull-Up Resistor

Table 13 lists the weak pull-up resistor values for Cyclone V devices.

All I/O pins have an option to enable weak pull-up except the configuration, test, and JTAG pins. For more information about the pins that support internal weak pull-up and internal weak pull-down features, refer to the *Cyclone V Device Family Pin Connection Guidelines*.

Table 13. Internal Weak Pull-Up Resistor Values for Cyclone V Devices

Symbol	Description	Conditions (V) ⁽¹⁾	Typ ⁽²⁾	Unit
		$V_{CCIO} = 3.3 \pm 5\%$	25	kΩ
		$V_{CCIO} = 3.0 \pm 5\%$	25	kΩ
	Value of the I/O pin pull-up resistor before and during configuration, as well as user mode if you have enabled the programmable pull-up resistor option.	V _{CCI0} = 2.5 ±5%	25	kΩ
B		V _{CCI0} = 1.8 ±5%	25	kΩ
R _{PU}		$V_{CCIO} = 1.5 \pm 5\%$	25	kΩ
		V _{CCI0} = 1.35 ±5%	25	kΩ
		V _{CCI0} = 1.25 ±5%	25	kΩ
		V _{CCI0} = 1.2 ±5%	25	kΩ

Notes to Table 13:

(1) Pin pull-up resistance values may be lower if an external source drives the pin higher than V_{CCIO} .

(2) These specifications are valid with $\pm 10\%$ tolerances to cover changes over PVT.

I/O Standard Specifications

Table 14 through Table 19 list the input voltage (V_{IH} and V_{IL}), output voltage (V_{OH} and V_{OL}), and current drive characteristics (I_{OH} and I_{OL}) for various I/O standards supported by Cyclone V devices.

For an explanation of terms used in Table 14 through Table 19, refer to "Glossary" on page 1–58.

I/O	V	V _{CCIO} (V)			V _{IL} (V) V _{IH} (V)		(V)	V _{OL} (V)	V _{OH} (V)	I _{OL} ⁽¹⁾	I _{OH} ⁽¹⁾
Standard	Min	Тур	Max	Min	Max	Min	Max	Max	Min	(mA)	(mA)
3.3-V LVTTL	3.135	3.3	3.465	-0.3	0.8	1.7	3.6	0.45	2.4	4	-4
3.3-V Lvcmos	3.135	3.3	3.465	-0.3	0.8	1.7	3.6	0.2	V _{CCI0} - 0.2	2	-2
3.0-V LVTTL	2.85	3	3.15	-0.3	0.8	1.7	3.6	0.4	2.4	2	-2
3.0-V Lvcmos	2.85	3	3.15	-0.3	0.8	1.7	3.6	0.2	V _{CCI0} - 0.2	0.1	-0.1
3.0-V PCI	2.85	3	3.15	_	$0.3 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	V _{CCI0} + 0.3	0.1 x V _{CCIO}	$0.9 \times V_{CCIO}$	1.5	-0.5
3.0-V PCI-X	2.85	3	3.15	—	$0.35 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	V _{CCI0} + 0.3	0.1 x V _{CCI0}	$0.9 \times V_{CCIO}$	1.5	-0.5
2.5 V	2.375	2.5	2.625	-0.3	0.7	1.7	3.6	0.4	2	1	-1
1.8 V	1.71	1.8	1.89	-0.3	$0.35 \times V_{CCIO}$	$0.65 \times V_{CCIO}$	V _{CCI0} + 0.3	0.45	V _{CCI0} - 0.45	2	-2
1.5 V	1.425	1.5	1.575	-0.3	$0.35 \times V_{CCIO}$	$0.65 \times V_{CCIO}$	V _{CCI0} + 0.3	$0.25 \times V_{CCIO}$	$0.75 \times V_{CCIO}$	2	-2

Table 14. Single-Ended I/O Standards for Cyclone V Devices (Part 1 of 2)

I/0	V _{CCIO} (V)			V _{IL} (V)	V _{IH}	(V)	V _{ol} (V)	V _{OH} (V)	l _{ol} ⁽¹⁾	I _{OH} ⁽¹⁾	
Standard	Min	Тур	Max	Min	Max	Min	Max	Max	Min	(mA)	(mA)
1.2 V	1.14	1.2	1.26	-0.3	$0.35 \times V_{CCIO}$	0.65 x V _{CCI0}	V _{CCI0} + 0.3	0.25 x V _{CCIO}	$0.75 \times V_{CCIO}$	2	-2

Table 14.	Single-Ended I/O	Standards for Cyclor	ne V Devices	(Part 2 of 2)
-----------	------------------	-----------------------------	--------------	---------------

Note to Table 14:

(1) To meet the I_{OL} and I_{OH} specifications, you must set the current strength settings accordingly. For example, to meet the 3.3-V LVTTL specification (4 mA), you should set the current strength settings to 4 mA. Setting at lower current strength may not meet the I_{OL} and I_{OH} specifications in the handbook.

I/0	V _{CCI0} (V)			V _{REF} (V)			V _{TT} (V)			
Standard	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
SSTL-2 Class I, II	2.375	2.5	2.625	0.49 x V _{CCIO}	0.5 x V _{CCIO}	0.51 x V _{CCIO}	V _{REF} - 0.04	V _{REF}	V _{REF} + 0.04	
SSTL-18 Class I, II	1.71	1.8	1.89	0.833	0.9	0.969	V _{REF} - 0.04	V _{REF}	V _{REF} + 0.04	
SSTL-15 Class I, II	1.425	1.5	1.575	0.49 x V _{CCIO}	0.5 x V _{CCIO}	0.51 x V _{CCIO}	0.49 x V _{CCIO}	0.5 x V _{CCIO}	0.51 x V _{CCIO}	
SSTL-135 Class I, II	1.283	1.35	1.418	0.49 x V _{CCIO}	0.5 x V _{CCIO}	0.51 x V _{CCIO}	0.49 x V _{CCIO}	0.5 x V _{CCIO}	0.51 x V _{CCIO}	
SSTL-125 Class I, II	1.19	1.25	1.26	0.49 x V _{CCIO}	0.5 x V _{CCIO}	0.51 x V _{CCIO}	0.49 x V _{CCIO}	0.5 x V _{CCIO}	0.51 x V _{CCIO}	
HSTL-18 Class I, II	1.71	1.8	1.89	0.85	0.9	0.95	_	V _{CCI0} /2	_	
HSTL-15 Class I, II	1.425	1.5	1.575	0.68	0.75	0.9	_	V _{CCI0} /2	_	
HSTL-12 Class I, II	1.14	1.2	1.26	0.47 x V _{CCIO}	0.5 x V _{CCIO}	0.53 x V _{CCIO}		V _{CCIO} /2	_	
HSUL-12	1.14	1.2	1.3	$0.49 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	0.51 x V _{CCIO}			_	

Table 15 Single-Ended SSTI USTI and USIII I/A Reference Voltage	Specifications for Cyclone V Devices
Table 15. Single-Ended SSTL, HSTL, and HSUL I/O Reference Voltage S	Specifications for cyclone v Devices

I/O	V	_{L(DC)} (V)	V _{IH(DC}	;) (V)	V _{IL(AC)} (V)	V _{IH(AC)} (V)	V _{OL} (V)	V _{OH} (V)	l _{ol} ⁽¹⁾	l _{oh} ⁽¹⁾
Standard	Min	Max	Min	Max	Max	Min	Max	Min	(mA)	(mA)
SSTL-2 Class I	-0.3	V _{REF} - 0.15	V _{REF} + 0.15	V _{CCI0} + 0.3	V _{REF} - 0.31	V _{REF} + 0.31	V _{TT} – 0.608	V _{TT} + 0.608	8.1	-8.1
SSTL-2 Class II	-0.3	V _{REF} – 0.15	V _{REF} + 0.15	V _{CCI0} + 0.3	V _{REF} – 0.31	V _{REF} + 0.31	V _{TT} – 0.81	V _{TT} + 0.81	16.2	-16.2
SSTL-18 Class I	-0.3	V _{REF} – 0.125	V _{REF} + 0.125	V _{CCI0} + 0.3	V _{REF} – 0.25	V _{REF} + 0.25	V _{TT} – 0.603	V _{TT} + 0.603	6.7	-6.7
SSTL-18 Class II	-0.3	V _{REF} – 0.125	V _{REF} + 0.125	V _{CCI0} + 0.3	V _{REF} – 0.25	V _{REF} + 0.25	0.28	V _{CCI0} - 0.28	13.4	-13.4
SSTL-15 Class I		V _{REF} – 0.1	V _{REF} + 0.1		V _{REF} – 0.175	V _{REF} + 0.175	0.2 x V _{CCIO}	0.8 x V _{CCIO}	8	-8
SSTL-15 Class II		V _{REF} – 0.1	V _{REF} + 0.1		V _{REF} – 0.175	V _{REF} + 0.175	$0.2 \times V_{CCIO}$	0.8 x V _{CCIO}	16	-16

I/O	V	_{IL(DC)} (V)	VIH(D	_{C)} (V)	V _{IL(AC)} (V)	V _{IH(AC)} (V)	V _{OL} (V)	V _{OH} (V)	l _{ol} ⁽¹⁾	l _{oh} ⁽¹⁾
Standard	Min	Max	Min	Max	Max	Min	Max	Min	(mA)	(mA)
SSTL-135	_	V _{REF} - 0.09	V _{REF} + 0.09	—	V _{REF} – 0.16	V _{REF} + 0.16	0.2 x V _{CCIO}	$0.8 \times V_{CCIO}$	—	_
SSTL-125	_	V _{REF} - 0.85	V _{REF} + 0.85	—	V _{REF} – 0.15	V _{REF} + 0.15	$0.2 \times V_{CCIO}$	$0.8 \times V_{CCIO}$	—	_
HSTL-18 Class I		V _{REF} – 0.1	V _{REF} + 0.1	_	V _{REF} – 0.2	V _{REF} + 0.2	0.4	V _{CCI0} - 0.4	8	-8
HSTL-18 Class II		V _{REF} - 0.1	V _{REF} + 0.1	_	V _{REF} – 0.2	V _{REF} + 0.2	0.4	V _{CCI0} - 0.4	16	-16
HSTL-15 Class I	_	V _{REF} - 0.1	V _{REF} + 0.1	_	V _{REF} – 0.2	V _{REF} + 0.2	0.4	V _{CCI0} - 0.4	8	-8
HSTL-15 Class II	_	V _{REF} - 0.1	V _{REF} + 0.1	_	V _{REF} – 0.2	V _{REF} + 0.2	0.4	V _{CCI0} - 0.4	16	-16
HSTL-12 Class I	-0.1 5	V _{REF} -0.08	V _{REF} + 0.08	V _{CCI0} + 0.15	V _{REF} – 0.15	V _{REF} + 0.15	$0.25 \times V_{CCIO}$	0.75 x V _{CCIO}	8	-8
HSTL-12 Class II	-0.1 5	V _{REF} -0.08	V _{REF} + 0.08	V _{CCI0} + 0.15	V _{REF} – 0.15	V _{REF} + 0.15	$0.25 \times V_{CCIO}$	$0.75 ext{ x V}_{\text{CCIO}}$	16	-16
HSUL-12		V _{REF} -0.13	V _{REF} + 0.13	—	$V_{REF} - 0.22$	V _{REF} + 0.22	0.1 x V _{CCIO}	$0.9 \times V_{CCIO}$	—	

Note to Table 16:

(1) To meet the I_{0L} and I_{0H} specifications, you must set the current strength settings accordingly. For example, to meet the **SSTL15CI** specification (8 mA), you should set the current strength settings to 8 mA. Setting at lower current strength may not meet the I_{0L} and I_{0H} specifications in the handbook.

I/O Standard		V _{ccio} (V)	V _{SWIN}	_{G(DC)} (V)		V _{X(AC)} (V)		V _{SWING}	_{G(AC)} (V)
i/o Stanuaru	Min	Тур	Max	Min	Max	Min	Тур	Max	Min	Max
SSTL-2 Class I, II	2.375	2.5	2.625	0.3	V _{CCIO} + 0.6	V _{CCI0} /2- 0.2	_	V _{CCIO} /2 + 0.2	0.62	V _{CCI0} + 0.6
SSTL-18 Class I, II	1.71	1.8	1.89	0.25	V _{CCIO} + 0.6	V _{CCI0} /2- 0.175	_	V _{CCIO} /2 + 0.175	0.5	V _{CCI0} + 0.6
SSTL-15 Class I, II	1.425	1.5	1.575	0.2	(1)	V _{CCI0} /2- 0.15	_	V _{CCIO} /2 + 0.15	$2(V_{IH(AC)} - V_{REF})$	$2(V_{IL(AC)} - V_{REF})$
SSTL-135	1.283	1.35	1.45	0.18	(1)	V _{CCI0} /2- 0.15	V _{CCIO} /2	V _{CCIO} /2 + 0.15	$2(V_{IH(AC)} - V_{REF})$	$2(V_{IL(AC)} - V_{REF})$
SSTL-125	1.19	1.25	1.31	0.18	(1)	V _{CCIO} /2- 0.15	V _{CCIO} /2	V _{CCIO} /2 + 0.15	$\begin{array}{c} 2(V_{IH(AC)} - \\ V_{REF}) \end{array}$	$\frac{2(V_{IL(AC)}-}{V_{REF})}$

Table 17. Differential SSTL I/O Standards for Cyclone V Devices

Note to Table 17:

(1) The maximum value for $V_{SWING(DC)}$ is not defined. However, each single-ended signal needs to be within the respective single-ended limits $(V_{IH(DC)})$ and $V_{IL(DC)}$.

I/O		V _{ccio} (V)		V _{DIF(}	_{DC)} (V)	v,	_{K(AC)} (V)			/ _{CM(DC)} (V	/)	V _{DIF(AC)} (V)		
Standard	Min	Тур	Max	Min	Max	Min	Тур	Max	Min	Тур	Max	Min	Max	
HSTL-18 Class I, II	1.71	1.8	1.89	0.2		0.78	_	1.12	0.78		1.12	0.4	_	
HSTL-15 Class I, II	1.425	1.5	1.575	0.2		0.68	_	0.9	0.68		0.9	0.4	_	
HSTL-12 Class I, II	1.14	1.2	1.26	0.16	V _{CCI0} + 0.3	_	0.5 x V _{CCI0}	_	0.4 x V ccio	0.5 x V _{CCIO}	0.6 x V _{CCIO}	0.3	V _{CCI0} + 0.48	
HSUL-12	1.14	1.2	1.3	0.26	0.26	0.5 x V _{CCIO} - 0.12	0.5 x V _{CCI0}	0.5 x V _{CCI0} +0.12	0.4 x V ccio	0.5 x V _{CCIO}	0.6 x V _{CCIO}	0.44	0.44	

Table 18. Differential HSTL and HSUL I/O Standards for Cyclone V Devices

 Table 19. Differential I/O Standard Specifications for Cyclone V Devices (Part 1 of 2)

1/0 Standard	v	_{ccio} (V	/)		V _{ID} (mV) ⁽¹⁾			V _{ICM(DC)} (V)		Vo	id (V) ((2)	V _{oc}	м (V) (2) , (9)
I/O Standard	Min	Тур	Max	Min	Condition	Max	Min	Condition	Max	Min	Тур	Max	Min	Тур	Max
PCML	Tra	nsmitt						s of high-spee clock I/O pin s						ndard.	For
2.5 V LVDS ⁽³⁾	2.375	2.5	2.625	100	V _{CM} =		0.05	D _{MAX} ≤700 Mbps	1.80	0.247		0.6	1.125	1.25	1.375
	2.070	2.5	2.025	100	1.25 V		1.05	D _{MAX} >700 Mbps	1.55	0.247		0.0	1.125	1.23	1.575
BLVDS (4), (5)	2.375	2.5	2.625	100	_	_	_	—	_	—	—	_	_	—	—
RSDS (HIO) ⁽⁶⁾	2.375	2.5	2.625	100	V _{CM} = 1.25 V	_	0.25	_	1.45	0.1	0.2	0.6	0.5	1.2	1.4
Mini-LVDS (HIO) ⁽⁷⁾	2.375	2.5	2.625	200	_	600	0.300	_	1.425	0.25	_	0.6	1	1.2	1.4
LVPECL (8)	2.375	2.5	2.625	300			0.60	D _{MAX} ≤700 Mbps	1.80						
	2.070	2.5	2.025	500			1.00	D _{MAX} >700 Mbps	1.60						
SLVS	2.375	2.5	2.625	100	V _{CM} = 1.25 V	_	0.05	_	1.8	_	_	_	_	_	_
Sub-LVDS	2.375	2.5	2.625	100	V _{CM} = 1.25 V		0.05		1.8						

I/O Standard	v	CCIO (V	/)		V _{ID} (mV) ⁽¹⁾			V _{ICM(DC)} (V)		Vo	D (V) (2)	V _{oc}	м (V) (2), (9)
i/U Stanuaru	Min	Тур	Max	Min	Condition	Max	Min	Condition	Max	Min	Тур	Max	Min	Тур	Max
HiSpi	2.375	2.5	2.625	100	V _{CM} = 1.25 V	_	0.05	_	1.8	_	_	_	_	_	_

Table 19. Differential I/O Standard Specifications for Cyclone V Devices (Part 2 of 2)

Notes to Table 19:

(1) The minimum V_{ID} value is applicable over the entire common mode range, V_{CM}

(2) R_L range: $90 \le R_L \le 110 \Omega$

(3) For optimized LVDS receiver performance, the receiver voltage input range must be within 1.0 V to 1.6 V for data rate above 700 Mbps and 0.00 V to 1.85 V for data rate below 700 Mbps.

(4) There are no fixed V_{ICM} , V_{OD} , and V_{OCM} specifications for BLVDS. They depend on the system topology.

(5) For more information about BLVDS interface support in Altera devices, refer to AN522: Implementing Bus LVDS Interface in Supported Altera Device Families.

(6) For optimized RSDS receiver performance, the receiver voltage input range must be within 0.25 V to 1.45 V.

(7) For optimized mini-LVDS receiver performance, the receiver voltage input range must be within 0.300 V to 1.425 V.

(8) For optimized LVPECL receiver performance, the receiver voltage input range must be within 0.85 V to 1.75 V for data rate above 700 Mbps and 0.45 V to 1.95 V for data rate below 700 Mbps.

(9) This applies to default pre-emphasis setting only.

Switching Characteristics

This section provides performance characteristics of Cyclone V core and periphery blocks for commercial grade devices.

Transceiver Performance Specifications

This section describes transceiver performance specifications.

Table 20 lists the Cyclone V GX, GT, SX, and ST transceiver specifications.

 Table 20. Transceiver Specifications for Cyclone V GX, GT, SX, and ST Devices (Part 1 of 4)

Symbol/	Conditions		Transceiv eed Grade			Fransceiv Deed Grad			ransceiv eed Grad		Unit
Description		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	-
Reference Clock											
Supported I/O Standards	1.2 V	PCML,	1.5 V PCI	/IL, 2.5 V	PCML,	Different	ial LVPE(CL ⁽²⁾ , HC	CSL, and	LVDS	
Input frequency from REFCLK input pins ⁽³⁾	_	27	_	550	27	_	550	27	_	550	MHz
Rise time	20% to 80% of rising clock edge		_	400	_	_	400	_	_	400	ps
Fall time	80% to 20% of falling clock edge	_	_	400	_	_	400	_	_	400	ps
Duty cycle	—	45	—	55	45	_	55	45	_	55	%
Peak-to-peak differential input voltage	_	200	_	2000	200	_	2000	200	_	2000	mV
Spread-spectrum modulating clock frequency	PCle	30	_	33	30	_	33	30	_	33	kHz
Spread-spectrum downspread	PCIe	_	0 to 0.5%	_	_	0 to 0.5%		_	0 to 0.5%	_	_
On-chip termination resistors		_	100		_	100		_	100	_	Ω
V _{ICM} (AC coupled)	—	V _{CCE}	_{GXBL} supp	y <i>(5), (6)</i>	V _{CO}	_{CE_GXBL} Su	pply	V _{CC}	_{CE_GXBL} Su	ipply	V
V_{ICM} (DC coupled)	HCSL I/O standard for the PCIe reference clock	250	_	550	250	_	550	250	_	550	mV
	10 Hz	_	—	-50	—	—	-50		-	-50	dBc/Hz
	100 Hz		—	-80	—		-80	_	_	-80	dBc/Hz
Transmitter REFCLK	1 KHz	—	—	-110	_	_	-110	_	—	-110	dBc/Hz
Phase Noise ⁽⁴⁾	10 KHz		—	-120		—	-120			-120	dBc/Hz
	100 KHz		_	-120		—	-120		—	-120	dBc/Hz
	≥1 MHz	—		-130	—	-	-130	—	—	-130	dBc/Hz

Table 20. Transceiver Specifications for Cyclone V GX, GT, SX, and ST Devices (Part 2 of 4)

Symbol/	Conditions		Transceiv eed Grad			Fransceiv Deed Gra			ransceiv eed Grad		Unit
Description		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
R _{REF}		_	2000 ±1%			2000 ±1%	_	_	2000 ±1%	_	Ω
Transceiver Clocks	I	1	1	1		1	!	1	1	1	
fixedclk clock frequency	PCIe Receiver Detect	_	125	_	_	125	_	_	125	_	MHz
Transceiver Reconfiguration Controller IP (mgmt_clk_clk) clock frequency	_	75		100/ 125 ⁽⁷⁾	75	_	100/ 125 ⁽⁷⁾	75	_	100/ 125 ⁽⁷⁾	MHz
Receiver		•	•					•	•		
Supported I/O Standards			1.5 V	/ PCML, 2.	5 V PCI	ML, LVPE	CL, and L	VDS			
Data rate ⁽¹⁶⁾	_	614	_	5000/ 6144 ⁽⁶⁾	614	_	3125	614	_	2500	Mbps
Absolute V _{MAX} for a receiver pin ⁽⁸⁾	_	_	_	1.2		_	1.2	_	_	1.2	V
Absolute V _{MIN} for a receiver pin	_	-0.4	_	_	-0.4	_	_	-0.4	_	_	V
Maximum peak-to-peak differential input voltage V _{ID} (diff p-p) before device configuration	_	_	_	1.6	_	_	1.6	_	_	1.6	V
Maximum peak-to-peak differential input voltage V _{ID} (diff p-p) after device configuration	_	_	_	2.2		_	2.2	_	_	2.2	V
Minimum differential eye opening at the receiver serial input pins ⁽⁹⁾	_	85	_	_	85	_	_	85	_		mV
	85– Ω setting	—	85	—		85	—	—	85	—	Ω
Differential on-chip	100– Ω setting	—	100			100	—	—	100	—	Ω
termination resistors	120– Ω setting		120	—		120	—		120	—	Ω
	150- Ω setting	—	150	—		150	—	_	150	—	Ω
V _{ICM} (AC coupled)	2.5 V PCML, LVPECL, and LVDS	V _{CCE}	_{GXBL} supp) y (5), (6)	V _{CO}	_{CE_GXBL} SI	upply	V _{cc}	_{E_GXBL} SL	ipply	V
	1.5 V PCML				0	.65 <i>(15)</i> /0	.8				V
t _{LTR} (10)		—		10		_	10	—	_	10	μs
t _{LTD} ⁽¹¹⁾		—	_	4		_	4		_	4	μs
t _{LTD_manual} (12)	—	-	—	4	—	—	4	-	—	4	μs

Symbol/	Conditions		Fransceiv eed Grad			Fransceiv Deed Grad			ransceiv eed Gra		Unit
Description		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
t _{LTR_LTD_manual} (13)	—	15		—	15	—	_	15	—	—	μs
Programmable PPM detector ⁽¹⁴⁾	_		ż	±62.5, 100	, 125, 20	00, 250,	300, 500,	and 100)0		ppm
Run Length	_	_	_	200	_	_	200	_	_	200	UI
Programmable equalization (AC) and DC gain	AC gain setting = 0 to 3 ⁽¹⁷⁾ DC gain setting = 0 to 1			Re	fer to Fi	gure 1 a	nd Figure	2	1	1	dB
Transmitter	1	I									
Supported I/O Standards		1.5 V PCML									
Data rate	_	614	_	5000/ 6144 ⁽⁶⁾	614	_	3125	614	_	2500	Mbps
V _{OCM} (AC coupled)	—		650	—		650	_	—	650	_	mV
	85– Ω setting	_	85	—		85	_	—	85	—	Ω
Differential on-chip	100– Ω setting	—	100	—	_	100	_	—	100	_	Ω
termination resistors	120– Ω setting	—	120	—	_	120	_	—	120	_	Ω
	150-Ω setting	_	150	_	_	150	—	—	150	_	Ω
Intra-differential pair skew	TX VCM = 0.65 V and slew rate of 15 ps	_	_	15	_	_	15	_	_	15	ps
Intra-transceiver block transmitter channel-to- channel skew	x6 PMA bonded mode	_		180			180			180	ps
Inter-transceiver block transmitter channel-to- channel skew	x <i>N</i> PMA bonded mode	_		500		_	500	_		500	ps
CMU PLL								•	•	•	
Supported data range	_	614	_	5000/ 6144 <i>(6)</i>	614	_	3125	614	_	2500	Mbps
fPLL supported data range	_	614		3125	614	_	3125	614	_	2500	Mbps

Table 20. Transceiver Specifications for Cyclone V GX, GT, SX, and ST Devices (Part 3 of 4)

Table 20. Transceiver Specifications for Cyclone V GX, GT, SX, and ST Devices (Part 4 of 4)

Symbol/ Description	Conditions		Fransceiv eed Grad		_	ransceiv eed Grad			ransceiv eed Gra	-	Unit
Description		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
Transceiver-FPGA Fabric	: Interface										
Interface speed (single-width mode)	_	25	_	187.5	25	_	187.5	25	_	163.84	MHz
Interface speed (double-width mode)	—	25	_	163.84	25		163.84	25	_	156.25	MHz

Notes to Table 20:

- (1) Transceiver Speed Grade 5 covers specifications for Cyclone V GT and ST devices.
- (2) Differential LVPECL signal levels must comply to the minimum and maximum peak-to-peak differential input voltage specified in this table.
- (3) The reference clock frequency must be ≥ 307.2 MHz to be fully compliance to CPRI transmit jitter specification at 6.144 Gbps. For more information about CPRI 6.144 Gbps, refer to the *Transceiver Protocol Configurations in Cyclone V Devices* chapter.
- (4) The transmitter REFCLK phase jitter is 30 ps p-p at bit error rate (BER) 10⁻¹².
- (5) Altera recommends increasing the V_{CCE_GXBL} and V_{CCL_GXBL} typical value from 1.1 V to 1.2 V for Cyclone V GT FPGA systems which require full compliance to the PCIe Gen2 transmit jitter specification. For more information about the maximum full duplex channels recommended in Cyclone V GT and ST devices under this condition, refer to the *Transceiver Protocol Configurations in Cyclone V Devices* chapter.
- (6) Altera recommends increasing the V_{CCE_GXBL} and V_{CCL_GXBL} typical value from 1.1 V to 1.2 V for full compliance to CPRI transmit jitter specification at 4.9152 Gbps (Cyclone V GT and ST devices) and 6.144 Gbps (Cyclone V GT devices only). For more information about the maximum full duplex channels recommended in Cyclone V GT devices for CPRI 6.144 Gbps, refer to the *Transceiver Protocol Configurations in Cyclone V Devices* chapter.
- (7) The maximum supported clock frequency is 100 MHz if the PCIe hard IP block is enabled or 125 MHz if the PCIe hard IP block is not enabled.
- (8) The device cannot tolerate prolonged operation at this absolute maximum.
- (9) The differential eye opening specification at the receiver input pins assumes that you have disabled the **Receiver Equalization** feature. If you enable the **Receiver Equalization** feature, the receiver circuitry can tolerate a lower minimum eye opening, depending on the equalization level.
- (10) t_{LTR} is the time required for the receive clock data recovery (CDR) to lock to the input reference clock frequency after coming out of reset.
- (11) t_{LTD} is time required for the receiver CDR to start recovering valid data after the rx is lockedtodata signal goes high.
- (12) t_{LTD_manual} is the time required for the receiver CDR to start recovering valid data after the rx_is_lockedtodata signal goes high when the CDR is functioning in the manual mode.
- (13) $t_{LTR_LTD_manual}$ is the time the receiver CDR must be kept in lock to reference (LTR) mode after the rx_is_lockedtoref signal goes high when the CDR is functioning in the manual mode.
- (14) The rate matcher supports only up to ±300 parts per million (ppm).
- (15) The AC coupled V_{ICM} is 650 mV for PCIe mode only.
- (16) To support data rates lower than the minimum specification through oversampling, use the CDR in LTR mode only.
- (17) The Quartus II software allows AC gain setting = 3 for design with data rate between 614 Mbps and 1.25 Gbps only.

Figure 1 shows the continuous time-linear equalizer (CTLE) response at data rates > 3.25 Gbps across supported AC gain and DC gain settings for Cyclone V GX, GT, SX, and ST devices.

Figure 1. CTLE Response at Data Rates > 3.25 Gbps across Supported AC Gain and DC Gain for Cyclone V GX, GT, SX, and ST Devices




Figure 2 shows the CTLE response at data rates \leq 3.25 Gbps across supported AC gain and DC gain settings for Cyclone V GX, GT, SX, and ST devices.




Figure 2. CTLE Response at Data Rates \leq 3.25 Gbps across Supported AC Gain and DC Gain for Cyclone V GX, GT, SX, and ST Devices

Table 21 lists the TX V_{OD} settings for Cyclone V transceiver channels.

Symbol	V _{oD} Setting ⁽¹⁾	V _{op} Value (mV)	V _{oD} Setting ⁽¹⁾	V _{op} Value (mV
	6 ⁽²⁾	120	34	680
	7 (2)	140	35	700
	8 (2)	160	36	720
	9	180	37	740
	10	200	38	760
	11	220	39	780
	12	240	40	800
	13	260	41	820
	14	280	42	840
	15	300	43	860
	16	320	44	880
	17	340	45	900
	18	360	46	920
V _{oD} differential peak to peak	19	380	47	940
typical	20	400	48	960
	21	420	49	980
	22	440	50	1000
	23	460	51	1020
	24	480	52	1040
	25	500	53	1060
	26	520	54	1080
	27	540	55	1100
	28	560	56	1120
	29	580	57	1140
	30	600	58	1160
	31	620	59	1180
	32	640	60	1200
	33	660		

Table 21. Typical TX V_{\text{OD}} Setting for Cyclone V Transceiver Channels = 100 Ω

Notes to Table 21:

(1) Convert these values to their binary equivalent form if you are using the dynamic reconfiguration mode for PMA analog controls.

(2) Only valid for data rates ≤ 5 Gbps.

Table 22 lists the simulation data on the transmitter pre-emphasis levels in dB for the first post tap under the following conditions:

- Low-frequency data pattern—five 1s and five 0s
- Data rate—2.5 Gbps

The levels listed are a representation of possible pre-emphasis levels under the specified conditions only and the pre-emphasis levels may change with data pattern and data rate.

Cyclone V devices only support 1st post tap pre-emphasis with the following conditions:

- The 1st post tap pre-emphasis settings must satisfy $|B| + |C| \le 60$ where $|B| = V_{OD}$ setting with termination value, $R_{TERM} = 100 \Omega$ and |C| = 1st post tap pre-emphasis setting
- |B| |C| > 5 for data rates < 5 Gbps and |B| |C| > 8.25 for data rates > 5 Gbps.
- $(V_{MAX}/V_{MIN} 1)\% < 600\%$, where $V_{MAX} = |B| + |C|$ and $V_{MIN} = |B| |C|$.

Exception for PCIe Gen2 design:

- V_{OD} setting = 50 and pre-emphasis setting = 22 are allowed for PCIe Gen2 design with transmit de-emphasis –6dB setting (pipe_txdeemp = 1'b0) using Altera PCIe Hard IP and PIPE megafunctions.
- V_{OD} setting = 50 and pre-emphasis setting = 12 are allowed for PCIe Gen2 design with transmit de-emphasis -3.5dB setting (pipe_txdeemp = 1'b1) using Altera PCIe Hard IP and PIPE megafunctions.

For example, when $V_{OD} = 800$ mV, the corresponding V_{OD} value setting is 40. The following conditions show that the 1st post tap pre-emphasis setting = 2 is valid:

- $|B| + |C| \le 60 \rightarrow 40 + 2 = 42$
- $|B| |C| > 5 \rightarrow 40 2 = 38$
- $(V_{MAX}/V_{MIN}-1)\% < 600\% \rightarrow (42/38-1)\% = 10.52\%$

To predict the pre-emphasis level for your specific data rate and pattern, run simulations using the Cyclone V HSSI HSPICE models.

Table 22. Transmitter Pre-Emphasis Levels for Cyclone V Devices (Part 1 of 2)

Quartus II 1st Post Tap	Quartus II V _{oD} Setting							
Pre-Emphasis Setting	10 (200 mV)	20 (400 mV)	30 (600 mV)	35 (700 mV)	40 (800 mV)	45 (900 mV)	50 (1000 mV)	Unit
0	0	0	0	0	0	0	0	dB
1	1.97	0.88	0.43	0.32	0.24	0.19	0.13	dB
2	3.58	1.67	0.95	0.76	0.61	0.5	0.41	dB
3	5.35	2.48	1.49	1.2	1	0.83	0.69	dB
4	7.27	3.31	2	1.63	1.36	1.14	0.96	dB
5	_	4.19	2.55	2.1	1.76	1.49	1.26	dB

		Quartus II V _{oD} Setting								
Quartus II 1st Post Tap Pre-Emphasis Setting	10 (200 mV)	20 (400 mV)	30 (600 mV)	35 (700 mV)	40 (800 mV)	45 (900 mV)	50 (1000 mV)	Unit		
6	—	5.08	3.11	2.56	2.17	1.83	1.56	dB		
7	_	5.99	3.71	3.06	2.58	2.18	1.87	dB		
8	—	6.92	4.22	3.47	2.93	2.48	2.11	dB		
9	—	7.92	4.86	4	3.38	2.87	2.46	dB		
10	—	9.04	5.46	4.51	3.79	3.23	2.77	dB		
11	_	10.2	6.09	5.01	4.23	3.61	—	dB		
12	_	11.56	6.74	5.51	4.68	3.97	—	dB		
13	—	12.9	7.44	6.1	5.12	4.36	—	dB		
14	_	14.44	8.12	6.64	5.57	4.76	—	dB		
15	_		8.87	7.21	6.06	5.14	—	dB		
16	_		9.56	7.73	6.49		—	dB		
17	_		10.43	8.39	7.02		—	dB		
18	_		11.23	9.03	7.52		—	dB		
19	_		12.18	9.7	8.02		—	dB		
20	_		13.17	10.34	8.59		—	dB		
21	_		14.2	11.1			—	dB		
22	_	_	15.38	11.87	—	_	—	dB		
23	_	_	_	12.67	—	_	—	dB		
24	_	_	_	13.48	—	_	—	dB		
25	—	_	_	14.37	—	_	—	dB		
26	—	—	—	_	—	—	—	dB		
27	—	_	_	_	—	_	—	dB		
28	—	_	_	_	—	_	—	dB		
29	—	_	_		_	—	—	dB		
30	—	_	_		—	—		dB		
31	_	_	_			_	_	dB		

Table 22. Transmitter Pre-Emphasis Levels for Cyclone V Devices (Part 2 of 2)

Table 23 lists the physical medium attachment (PMA) specification compliance of all supported protocol for Cyclone V GX, GT, SX, and ST devices. For more information about the protocol parameter details and compliance specifications, contact your Altera Sales Representative.

Protocol	Sub-protocol	Data Rate (Mbps)			
	PCIe Gen1	2,500			
PCIe	PCIe Gen2 (1)	5,000			
	PCIe Cable	2,500			
XAUI	XAUI 2135	3,125			
	SRIO 1250 SR	1,250			
	SRI0 1250 LR	1,250			
	SRIO 2500 SR	2,500			
	SRIO 2500 LR	2,500			
Serial RapidIO [®] (SRIO)	SRIO 3125 SR	3,125			
	SRIO 3125 LR	3,125			
	SRI0 5000 SR	5,000			
	SRI0 5000 MR	5,000			
	SRIO 5000 LR	5,000			
	CPRI E6LV	614.4			
	CPRI E6HV	614.4			
	CPRI E6LVII	614.4			
	CPRI E12LV	1,228.8			
	CPRI E12HV	1,228.8			
Common Public Radio Interface	CPRI E12LVII	1,228.8			
(CPRI)	CPRI E24LV	2,457.6			
	CPRI E24LVII	2,457.6			
	CPRI E30LV	3,072			
	CPRI E30LVII	3,072			
	CPRI E48LVII (2)	4,915.2			
	CPRI E60LVII (2)	6,144			
Gbps Ethernet (GbE)	GbE 1250	1,250			
	OBSAI 768	768			
OBSAI	OBSAI 1536	1,536			
	OBSAI 3072	3,072			
	SDI 270 SD	270			
Serial digital interface (SDI)	SDI 1485 HD	1,485			
	SDI 2970 3G	2,970			
VbyOne	VbyOne 3750	3,750			

Table 23. Transceiver Compliance Specification for All Supported Protocol for Cyclone V Devices (Part 1 of 2)

Table 23. Transceiver Compliance Specification for All Supported Protocol for Cyclone V Devices (Part 2 of 2)

Protocol	Sub-protocol	Data Rate (Mbps)
HiGig+	HIGIG 3750	3,750

Notes to Table 23:

(1) For PCIe Gen2 sub-protocol, Altera recommends increasing the V_{CCE_GXBL} and V_{CCL_GXBL} typical value from 1.1 V to 1.2 V for Cyclone V GT FPGA systems which ensure full compliance to the PCIe Gen2 transmit jitter specification. For more information about the maximum full duplex channels recommended in Cyclone V GT and ST devices under this condition, refer to the *Transceiver Protocol Configurations in Cyclone V Devices* chapter.

(2) For CPRI E48LVII and E60LVII, Altera recommends increasing the V_{CCE_GXBL} and V_{CCL_GXBL} typical value from 1.1 V to 1.2 V for full compliance to CPRI transmit jitter specification at 4.9152 Gbps (Cyclone V GT and ST devices) and 6.144 Gbps (Cyclone V GT devices only). For more information about the maximum full duplex channels recommended in Cyclone V GT devices for CPRI 6.144 Gbps, refer to the *Transceiver Protocol Configurations in Cyclone V Devices* chapter.

Core Performance Specifications

This section describes the clock tree, phase-locked loop (PLL), digital signal processing (DSP), and memory block specifications.

Clock Tree Specifications

Table 24 lists the clock tree specifications for Cyclone V devices.

Table 24. Clock Tree Performance for Cyclone V Devices

Devementer	Performance						
Parameter	- C 6	- C7 , -I7	- C 8, -A7	Unit			
Global clock and Regional clock	550	550	460	MHz			
Peripheral clock	155	155	155	MHz			

PLL Specifications

Table 25 lists the Cyclone V PLL block specifications. Cyclone V PLL block does not include HPS PLL.

Table 25. PLL Specifications for Cyclone V Devices (Part 1 of 3)

Symbol	Parameter		Min	Тур	Max	Unit
		–C6 speed grade	5		670 ⁽¹⁾	MHz
f _{IN}	Input clock frequency	–C7, –I7 speed grades	5	_	622 (1)	MHz
		–C8, –A7 speed grades	5	_	500 ⁽¹⁾	MHz
f _{INPFD}	Integer input clock frequency to the I	PFD		_	325	MHz
f _{FINPFD}	Fractional input clock frequency to th	ie PFD	50	_	160	MHz
		–C6 speed grade	600	_	1600	MHz
f _{VC0} (2)	PLL VCO operating range	–C7, –I7 speed grades	600	_	1400	MHz
		–C8, –A7 speed grades	600	_	1300	MHz
t _{einduty}	Input clock or external feedback cloc	k input duty cycle	40		60	%
		–C6 speed grade	_	_	550 ⁽³⁾	MHz
f _{OUT}	Output frequency for internal global or regional clock	–C7, –I7 speed grades	_	_	550 ⁽³⁾	MHz
		–C8, –A7 speed grades		_	460 ⁽³⁾	MHz
		–C6 speed grade	_	_	667 ⁽³⁾	MHz
f _{OUT_EXT}	Output frequency for external clock output	–C7, –I7 speed grades	_	_	667 ⁽³⁾	MHz
		–C8, –A7 speed grades		_	533 ⁽³⁾	MHz
t _{outduty}	Duty cycle for external clock output (when set to 50%)	45	50	55	%
t _{FCOMP}	External feedback clock compensation	n time	_	_	10	ns
t _{dyconfigclk}	Dynamic configuration clock for mgm	t_clk and scanclk	—		100	MHz
t _{LOCK}	Time required to lock from end-of-de deassertion of areset	evice configuration or	_		1	ms
t _{DLOCK}	Time required to lock dynamically (a reconfiguring any non-post-scale configuring any non-pos				1	ms

Symbol	Parameter	Min	Тур	Max	Unit
	PLL closed-loop low bandwidth		0.3		MHz
f _{CLBW}	PLL closed-loop medium bandwidth		1.5	-	MHz
	PLL closed-loop high bandwidth ⁽⁸⁾	_	4	_	MHz
t _{PLL_PSERR}	Accuracy of PLL phase shift	_	—	±50	ps
t _{ARESET}	Minimum pulse width on the areset signal	10	—	—	ns
t _{INCCJ} (4), (5)	Input clock cycle-to-cycle jitter ($F_{REF} \geq ~100~MHz)$	_	_	0.15	UI (p-p)
LINCCJ	Input clock cycle-to-cycle jitter (F _{REF} < 100 MHz)		_	±750	ps (p-p)
t _{outpj_dc} (6)	Period jitter for dedicated clock output in integer PLL $(F_{\text{OUT}} \geq 100 \text{ MHz})$			300	ps (p-p)
CUTPJ_DC	Period jitter for dedicated clock output in integer PLL ($F_{OUT} < 100 \text{ MHz}$)			30	mUI (p-p)
t	Period jitter for dedicated clock output in fractional PLL $(F_{\text{OUT}} \geq 100 \text{ MHz})$	_	_	425 ⁽¹⁰⁾ , 300 ⁽¹¹⁾	ps (p-p)
t _{foutpj_dc} ⁽⁶⁾	Period jitter for dedicated clock output in fractional PLL ($F_{OUT} < 100 \text{ MHz}$)	_	_	42.5 ⁽¹⁰⁾ , 30 ⁽¹¹⁾	mUI (p-p)
+ (6)	Cycle-to-cycle jitter for dedicated clock output in integer PLL $(F_{0UT} \geq 100 \text{ MHz})$	_		300	ps (p-p)
t _{outccj_dc} (6)	Cycle-to-cycle jitter for dedicated clock output in integer PLL ($F_{OUT} < 100 \text{ MHz}$)	_	_	30	mUI (p-p)
. (6)	Cycle-to-cycle jitter for dedicated clock output in fractional PLL ($F_{OUT} \geq 100~MHz)$	_	_	425 ⁽¹⁰⁾ , 300 ⁽¹¹⁾	ps (p-p)
t _{FOUTCCJ_DC} ⁽⁶⁾	Cycle-to-cycle jitter for dedicated clock output in fractional PLL ($F_{OUT} < 100 \text{ MHz}$)	_	_	42.5 ⁽¹⁰⁾ , 30 ⁽¹¹⁾	mUI (p-p)
↓ (6) (9)	Period jitter for clock output on a regular I/O in integer PLL ($F_{OUT} \ge 100 \text{ MHz}$)	_	_	650	ps (p-p)
t _{outpj_io} (6), (9)	Period jitter for clock output on a regular I/O in integer PLL ($F_{OUT} < 100 \text{ MHz}$)	_		65	mUI (p-p)
t _{FOUTPJ_IO} <i>(6), (9),</i>	Period jitter for clock output on a regular I/O in fractional PLL ($F_{OUT}{\geq}$ 100 MHz)	_	_	650	ps (p-p)
(10)	Period jitter for clock output on a regular I/O in fractional PLL ($F_{OUT} < 100 \text{ MHz}$)	_		65	mUI (p-p)
+ (6), (9)	Cycle-to-cycle jitter for clock output on regular I/O in integer PLL ($F_{OUT} \geq 100~MHz)$	_		650	ps (p-p)
t _{outccj_10} (6), (9)	Cycle-to-cycle jitter for clock output on regular I/O in integer PLL ($F_{OUT} < 100$ MHz)	_	_	65	mUI (p-p)
t _{FOUTCCJ_IO} (6),	Cycle-to-cycle jitter for clock output on regular I/O in fractional PLL ($F_{OUT} \geq 100~\text{MHz})$	_		650	ps (p-p)
(9), (10)	Cycle-to-cycle jitter for clock output on regular I/O in fractional PLL (F _{OUT} < 100 MHz)	_		65	mUI (p-p)
t _{casc_outpj_dc}	Period jitter for dedicated clock output in cascaded PLLs ($F_{OUT} \geq 100 \text{ MHz})$		_	300	ps (p-p)
(6), (7)	Period jitter for dedicated clock output in cascaded PLLs (F_{OUT} < 100 MHz)		_	30	mUI (p-p)

Table 25. PLL Specifications for Cyclone V Devices (Part 2 of 3)

Table 25. PLL Specifications for Cyclone V Devices (Part 3 of 3)

Symbol	Parameter	Min	Тур	Max	Unit
t _{DRIFT}	Frequency drift after $\tt PFDENA$ is disabled for a duration of 100 μs	_	—	±10	%
dK _{BIT}	Bit number of Delta Sigma Modulator (DSM)	8	24	32	Bits
k _{VALUE}	Numerator of fraction	128	8388608	2147483648	_
f _{RES}	Resolution of VCO frequency (f _{INPFD} =100 MHz)	390625	5.96	0.023	Hz

Notes to Table 25:

- (1) This specification is limited in the Quartus II software by the I/O maximum frequency. The maximum I/O frequency is different for each I/O standard.
- (2) The VCO frequency reported by the Quartus II software takes into consideration the VCO post-scale counter κ value. Therefore, if the counter κ has a value of 2, the frequency reported can be lower than the f_{VCO} specification.
- (3) This specification is limited by the lower of the two: I/O f_{MAX} or F_{OUT} of the PLL.
- (4) A high input jitter directly affects the PLL output jitter. To have low PLL output clock jitter, you must provide a clean clock source with jitter < 120 ps.
- (5) F_{REF} is f_{IN}/N , specification applies when N = 1.
- (6) Peak-to-peak jitter with a probability level of 10⁻¹² (14 sigma, 99.99999999974404% confidence level). The output jitter specification applies to the intrinsic jitter of the PLL, when an input jitter of 30 ps is applied. The external memory interface clock output jitter specifications use a different measurement method and are available in Table 31 on page 1–33.
- (7) The cascaded PLL specification is only applicable with the following condition: a. Upstream PLL: 0.59 MHz ≤ Upstream PLL BW < 1 MHz b. Downstream PLL: Downstream PLL BW > 2 MHz
- (8) High bandwidth PLL settings are not supported in external feedback mode.
- (9) External memory interface clock output jitter specifications use a different measurement method, which is available in Table 31 on page 1–33.
- (10) This specification only covered fractional PLL for low bandwidth. The f_{VCO} for fractional value range 0.05–0.95 must be \geq 1000 MHz.
- (11) This specification only covered fractional PLL for low bandwidth. The f_{VC0} for fractional value range 0.20–0.80 must be \geq 1200 MHz.

DSP Block Specifications

Table 26 lists the Cyclone V DSP block performance specifications.

Table 26. DSP Block Performance Specifications for Cyclone V Devices

Mada	Performance						
Mode	-C6	- C 7, -I7	- C 8, -A7	- Unit			
Modes using One DSP Block		- 1					
Independent 9 x 9 Multiplication	340	300	260	MHz			
Independent 18 x 19 Multiplication	287	250	200	MHz			
Independent 18 x 18 Multiplication	287	250	200	MHz			
Independent 27 x 27 Multiplication	250	200	160	MHz			
Independent 18 x 25 Multiplication	310	250	200	MHz			
Independent 20 x 24 Multiplication	310	250	200	MHz			
Two 18 x 19 Multiplier Adder Mode	310	250	200	MHz			
18 x 18 Multiplier Added Summed with 36-bit Input	310	250	200	MHz			
Modes using Two DSP Blocks		•	•				
Complex 18 x 19 multiplication	310	250	200	MHz			

Memory Block Specifications

Table 27 lists the Cyclone V memory block specifications.

To achieve the maximum memory block performance, use a memory block clock that comes through global clock routing from an on-chip PLL and set to **50%** output duty cycle. Use the Quartus II software to report timing for the memory block clocking schemes.

When you use the error detection cyclical redundancy check (CRC) feature, there is no degradation in f_{MAX} .

Momory	Mada	Resou	rces Used		Unit		
Memory	Mode	ALUTs	Memory	-C6	- C 7, -I7	-C8, -A7	Unit
	Single port, all supported widths	0	1	420	350	300	MHz
MLAB	Simple dual-port, all supported widths	0	1	420	350	300	MHz
IVILAD	Simple dual-port with read and write at the same address	0	1	340	290	240	MHz
	ROM, all supported width	0	1	420	350	300	MHz
	Single-port, all supported widths	0	1	315	275	240	MHz
	Simple dual-port, all supported widths	0	1	315	275	240	MHz
M10K Block	Simple dual-port with the read-during-write option set to Old Data, all supported widths	0	1	275	240	180	MHz
	True dual port, all supported widths	0	1	315	275	240	MHz
	ROM, all supported widths	0	1	315	275	240	MHz

Table 27. Memory Block Performance Specifications for Cyclone V Devices

Periphery Performance

This section describes periphery performance and the high-speed I/O and external memory interface.

Actual achievable frequency depends on design- and system-specific factors. You must perform HSPICE/IBIS simulations based on your specific design and system setup to determine the maximum achievable frequency in your system.

Table 28 lists high-speed I/O timing for Cyclone V devices.

Table 28	3. High-Speed I/O Specifications for Cyclone V Devices ^{(1),} ^{(2),} ⁽³⁾	(Part 1 of 2)
----------	---	---------------

0 milest	O		- C 6			- C 7, -	17	- C 8, -A7			
Symbol	Conditions	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
f _{HSCLK_in} (input clock frequency) True Differential I/O Standards	Clock boost factor W = 1 to 40 $^{(4)}$	5	_	437.5	5	_	420	5	_	320	MHz
f _{HSCLK_in} (input clock frequency) Single Ended I/O Standards	Clock boost factor W = 1 to 40 $^{(4)}$	5	_	320	5		320	5		275	MHz
f _{HSCLK_OUT} (output clock frequency)	_	5	_	420	5	_	370	5		320	MHz
Transmitter											
True Differential I/O	SERDES factor J = 4 to 10 ⁽⁵⁾	(6)	_	840	(6)	_	740	(6)	_	640	Mbps
Standards - f _{HSDR} (data rate)	SERDES factor J = 1 to 2, Uses DDR Registers	(6)	_	(8)	(6)	_	(8)	(6)	_	(8)	Mbps
Emulated Differential I/O Standards with Three External Output Resistor Networks - f _{HSDR} (data rate) ⁽⁷⁾	SERDES factor J = 4 to 10	(6)		640	(6)		640	(6)		550	Mbps
Emulated Differential I/O Standards with One External Output Resistor Network - f _{HSDR} (data rate) ⁽⁷⁾	SERDES factor J = 4 to 10	(6)	_	170	(6)	_	170	(6)		170	Mbps
t _{x Jitter} - True Differential I/O	Total Jitter for Data Rate, 600 Mbps - 840 Mbps	_	_	350	_	_	380	_	_	500	ps
Standards	Total Jitter for Data Rate, < 600 Mbps	_	_	0.21	_	_	0.23	_	_	0.30	UI
t _{x Jitter} - Emulated Differential I/O Standards with Three External Output Resistor Networks	Total Jitter for Data Rate < 640 Mbps		_	500			500			500	ps
t _{x Jitter} - Emulated Differential I/O Standards with One External Output Resistor Network	Total Jitter for Data Rate < 640 Mbps		_	0.15		_	0.15	_		0.15	UI

• •					<u> </u>		<u>,</u>				
Sumbol	Conditions	-C6		- C 7, -I7			- C 8, -A7			Unit	
Symbol	Conutions	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	UIIIL
t _{DUTY}	TX output clock duty cycle for both True and Emulated Differential I/O Standards	45	50	55	45	50	55	45	50	55	%
	True Differential I/O Standards	_	_	200			200	_	_	200	ps
t _{RISE &} t _{FALL}	Emulated Differential I/O Standards with Three External Output Resistor Networks	_	_	250	_	_	250	_	_	300	ps
	Emulated Differential I/O Standards with One External Output Resistor Network		_	300	_	_	300			300	ps
	True Differential I/O Standards	_	_	200	_	_	250	_	_	250	ps
TCCS	Emulated Differential I/O Standards with Three External Output Resistor Networks	_	_	300	_	_	300	_	_	300	ps
	Emulated Differential I/O Standards with One External Output Resistor Network	300	_	_	300	_	_	300	ps		
Receiver							•			•	•
funda (data rata)	SERDES factor J = 4 to 10 ⁽⁵⁾	(6)	_	875 (7)	(6)	_	840 (7)	(6)	_	640 (7)	Mbps
f _{HSDR} (data rate)	SERDES factor J = 1 to 2, Uses DDR Registers	(6)	_	(8)	(6)	_	(8)	(6)	_	(8)	Mbps
Sampling Window	—	—	—	350	—	—	350	—	_	350	ps

Table 28. High-Speed I/O Specifications for Cyclone V Devices (1), (2), (3) (Part 2 of 2)

Notes to Table 28:

(1) When J = 1 or 2, bypass the serializer/deserializer (SERDES) block.

(2) For LVDS applications, you must use the PLLs in integer PLL mode.

(3) This is achieved by using the LVDS clock network.

(4) Clock Boost Factor (W) is the ratio between the input data rate and the input clock rate.

(5) The F_{max} specification is based on the fast clock used for serial data. The interface F_{max} is also dependent on the parallel clock domain which is design dependent and requires timing analysis.

(6) The minimum specification depends on the clock source (for example, the PLL and clock pin) and the clock routing resource (global, regional, or local) that you use. The I/O differential buffer and input register do not have a minimum toggle rate.

(7) You must calculate the leftover timing margin in the receiver by performing link timing closure analysis. You must consider the board skew margin, transmitter channel-to-channel skew, and receiver sampling margin to determine the leftover timing margin.

(8) The maximum ideal data rate is the SERDES factor (J) x PLL max output frequency (f_{out}), provided you can close the design timing and the signal integrity simulation is clean. You can estimate the achievable maximum data rate by performing link timing closure analysis. You must consider the board skew margin, transmitter delay margin, and receiver sampling margin to determine the maximum data rate supported.

DLL Range, DQS Logic Block and Memory Output Clock Jitter Specifications

Table 29 lists the DLL operating frequency range specifications for Cyclone V devices.

Parameter	-C6	–C7, –I7	-C8	Unit
DLL operating frequency range	167 – 400	167 – 400	167 – 333	MHz

Table 29. DLL Operating Frequency Range Specifications for Cyclone V Devices

Table 30 lists the DQS phase shift error for Cyclone V devices. This error specification is the absolute maximum and minimum error.

Table 30. DQS Phase Shift Error Specification for DLL-Delayed Clock $(t_{\mbox{DQS}_{\mbox{PSERR}}})$ for Cyclone V Devices

Number of DQS Delay Buffer	-C 6	- C 7, -I7	-C8	Unit
2	40	80	80	ps

Table 31 lists the memory output clock jitter specifications for Cyclone V devices.

The memory output clock jitter measurements are for 200 consecutive clock cycles, as specified in the JEDEC DDR2/DDR3 SDRAM standard.

The memory output clock jitter is applicable when an input jitter of 30 ps (p-p) is applied with bit error rate (BER) 10⁻¹², equivalent to 14 sigma.

Altera recommends using the UniPHY intellectual property (IP) with PHYCLK connections for better jitter performance.

Table 31. Memory Output Clock Jitter Specification for Cyclone V Devices

Doromotor	Clock	Symbol	-(C6	- C 7	, –17	-(28	Ilmit
Parameter	Network	Symbol	Min	Max	Min	Max	Min	Max	Unit
Clock period jitter	PHYCLK	t _{JIT(per)}	-60	60	-70	70	-70	70	ps
Cycle-to-cycle period jitter	PHYCLK	t _{JIT(cc)}	_	90	_	100	_	100	ps


OCT Calibration Block Specifications

Table 32 lists the OCT calibration block specifications for Cyclone V devices.

Symbol	Description	Min	Тур	Max	Unit
OCTUSRCLK	Clock required by OCT calibration blocks	—	—	20	MHz
T _{OCTCAL}	Number of OCTUSRCLK clock cycles required for $R_{\rm S}$ OCT /R_T OCT calibration		1000		Cycles
T _{OCTSHIFT}	Number of OCTUSRCLK clock cycles required for OCT code to shift out		32		Cycles
T _{RS_RT}	Time required between the dyn_term_ctrl and oe signal transitions in a bidirectional I/O buffer to dynamically switch between R_S OCT and R_T OCT	_	2.5		ns

Figure 3 shows the timing diagram for the oe and dyn_term_ctrl signals.

Figure 3. Timing Diagram for the oe and dyn_term_ctrl Signals



Duty Cycle Distortion (DCD) Specifications

Table 33 lists the worst-case DCD for Cyclone V devices. The output DCD cycle only applies to the I/O buffer. It does not cover the system DCD.

Table 33. Worst-Case DCD on I/O Pins for Cyclone V Devices

Sumbol	_	C6	- C 7	/, – 17	-C8	, - A7	Unit	
Symbol	Min	Max	Min	Max	Min	Max	Unit	
Output Duty Cycle	45	55	45	55	45	55	%	

This section provides HPS specifications and timing for Cyclone V devices.

For HPS reset, the minimum reset pulse widths for the HPS cold and warm reset signals (HPS_nRST and HPS_nPOR) are six clock cycles of HPS_CLK1.

HPS Clock Performance

Table 34 lists the HPS clock performance for Cyclone V devices.

Table 34. HPS Clock Performance for Cyclone V Devices

Symbol/Description	- C 6	- C 7, -I7	-A7	-C8	Unit
mpu_base_clk (microprocessor unit clock)	925	800	700	600	MHz
main_base_clk (L3/L4 interconnect clock)	462	400	350	300	MHz
h2f_user0_clk	100	100	100	100	MHz
h2f_user1_clk	100	100	100	100	MHz
h2f_user2_clk	100	100	160	160	MHz

HPS PLL Specifications

HPS PLL VCO Frequency Range

Table 35 lists the HPS PLL VCO frequency range for Cyclone V devices. This specification applies to all speed grade.

Table 35. HPS PLL VCO Frequency Range for Cyclone V Devices

Description	Minimum	Maximum	Unit
VCO range	320	1,600	MHz

HPS PLL Input Clock Range

The HPS PLL input clock range is 10 – 50 MHz.

For more information about the clock range for different values of clock select (CSEL), refer to the *Booting and Configuration* chapter.

HPS PLL Input Jitter

Use the following equation to determine the maximum input jitter (peak-to-peak) the HPS PLLs can tolerate.

Maximum input jitter = Input clock period x Divide value (NR) x 0.02

Table 36 shows the examples of the maximum input jitter calculated with the equation.

Table 36. Examples of Maximum Input Jitter

Input Reference Clock Period	Divide Value (NR)	Maximum Jitter	Unit
40 ns	1	0.8	ns
40 ns	2	1.6	ns
40 ns	4	3.2	ns

QSPI Timing Characteristics


Table 37 lists the queued serial peripheral interface (QSPI) timing characteristics for Cyclone V devices.

 Table 37. QSPI Timing Requirements for Cyclone V Devices

Symbol	Description	Min	Тур	Max	Unit
F _{clk}	CLK clock frequency	—	—	108	MHz
T _{dutycycle}	QSPI_CLK duty cycle	45	_	55	%
T _{dssfrst}	Output delay QSPI_SS valid before first clock edge	_	1/2 cycle of QSPI_CLK	_	ns
T _{dsslst}	Output delay QSPI_SS valid after last clock edge	-1	—	1	ns
T _{dio}	IO Data output delay	-1	—	1	ns
T _{dinmax}	Maximum data input delay from falling edge of QSPI_CLK to data arrival at SoC. The delay field of the qspiregs.rddatacap register can be programmed to adjust the capture logic of the incoming data.		_	_	_

Figure 4 shows the timing diagram for QSPI timing characteristics. This timing diagram illustrates clock polarity mode 0 and clock phase mode 0.

Figure 4. QSPI Timing Diagram



SPI Timing Characteristics

Table 38 lists the serial peripheral interface (SPI) master timing characteristics for Cyclone V devices. The setup and hold times can be used for Texas Instruments SSP mode and National Semiconductor Microwire mode.

Table 38. SPI Master Timing Requirements for Cy	clone V Devices
---	-----------------

Symbol	Description	Min	Max	Unit
T _{clk}	CLK clock period	—	16.67	ns
T _{dutycycle}	SPI_CLK duty cycle	45	55	%
T _{dssfrst}	Output delay SPI_SS valid before first clock edge	8	_	ns
T _{dsslst}	Output delay SPI_SS valid after last clock edge	8	_	ns
T _{dio}	Master-out slave-in (MOSI) output delay	-1	1	ns

Symbol	Description	Min	Max	Unit
T _{dinmax}	Maximum data input delay from falling edge of SPI_CLK to data arrival at SoC. The RX sample delay register can be programmed to control the capture of input data.	_	500	ns
_	Slave select pulse width (Texas Instruments SSP mode)	—	16.67	ns

Table 38. SPI Master Timing Requirements for Cyclone V Devices

Figure 5 shows the timing diagram for SPI master timing characteristics.




Figure 5. SPI Master Timing Diagram

Table 39 lists the SPI slave timing characteristics for Cyclone V devices. The setup and hold times can be used for Texas Instruments SSP mode and National Semiconductor Microwire mode.

Table 39. SPI Slave Timing Requirements for Cyclone V Devices

Symbol	Description	Min	Max	Unit
T _{clk}	CLK clock period	20	—	ns
Ts	MOSI Setup time	5	—	ns
T _h	MOSI Hold time	5	—	ns
T _{suss}	Setup time SPI_SS valid before first clock edge	8	_	ns
T _{hss}	Hold time SPI_SS valid after last clock edge	8	—	ns
T _d	Master-in slave-out (MISO) output delay	_	6	ns
_	Slave select pulse width (Texas Instruments SSP mode)	20	—	ns






Figure 6 shows the timing diagram for SPI slave timing characteristics.



SD/MMC Timing Characteristics

Table 40 lists the secure digital (SD)/MultiMediaCard (MMC) timing characteristics for Cyclone V devices.

Table 40	SD/MMC	Timing	Requirements	for Cyclone	V Devices
----------	--------	--------	--------------	-------------	-----------

Symbol	Description	Min	Max	Unit
T _{clk}	SDMMC_CLK_OUT clock period (High speed mode)	20	—	ns
	SDMMC_CLK_OUT clock period (Default speed mode)	40	_	ns
T _{dutycycle}	SDMMC_CLK_OUT duty cycle	45	55	%
T _d	SDMMC_CMD/SDMMC_D output delay	—	6	ns
T _{dinmax}	Maximum input delay from rising edge of SDMMC_CLK to data arrival at SoC	_	25	ns

Figure 7 shows the timing diagram for SD/MMC timing characteristics.

Figure 7. SD/MMC Timing Diagram





Table 41 lists the USB timing characteristics for Cyclone V devices.

Table 41	USB Timing	Requirements	for Cyclone V Devices
----------	------------	---------------------	-----------------------

Symbol	Description	Min	Тур	Max	Unit
T _{clk}	USB CLK clock period	—	16.67	—	ns
T _d	CLK to USB_STP/USB_DATA[7:0] output delay	7.5	_	11	ns
T _{su}	Setup time for USB_DIR/USB_NXT/USB_DATA[7:0]	2	_	—	ns
T _h	Hold time for USB_DIR/USB_NXT/USB_DATA[7:0]	2.5	—	—	ns

Figure 8 shows the timing diagram for USB timing characteristics.

Figure 8. USB Timing Diagram



Ethernet Media Access Controller (EMAC) Timing Characteristics

Table 42 lists the reduced gigabit media independent interface (RGMII) TX timing characteristics for Cyclone V devices.

Table 42	RGMII TX	Timing	Requirements	for Cyclone	V Devices
----------	----------	--------	--------------	-------------	-----------

Symbol	Description	Min	Тур	Max	Unit
T _{clk} (1000Base-T)	TX_CLK clock period	—	8	_	ns
T _{clk} (100Base-T)	TX_CLK clock period	_	40	_	ns
T _{clk} (10Base-T)	TX_CLK clock period	_	400	_	ns
T _{dutycycle}	TX_CLK duty cycle	45	_	55	%
T _d	TX_CLK to TXD/TX_CTL output data delay	-0.85	_	0.15	ns

Figure 9 shows the timing diagram for RGMII TX timing characteristics.

Figure 9. RGMII TX Timing Diagram




Table 43 lists the RGMII RX timing characteristics for Cyclone V devices.

Table 43. RGMII RX Timing Requirements for Cyclone V Devices

Symbol	Description	Min	Тур	Unit
T _{clk} (1000Base-T)	RX_CLK clock period	_	8	ns
T _{clk} (100Base-T)	RX_CLK clock period	_	40	ns
T _{clk} (10Base-T)	RX_CLK clock period		400	ns
T _{su}	RX_D/RX_CTL setup time	1	_	ns

Figure 10 shows the timing diagram for RGMII RX timing characteristics.

Figure 10. RGMII RX Timing Diagram





Table 44 lists the management data input/output (MDIO) timing characteristics for Cyclone V devices.

Table 44. MDIO Timing Requirements for Cyclone V Devices

Symbol	Description	Min	Тур	Unit
T _{clk}	MDC clock period	—	400	ns
T _d	MDC to MDIO output data delay	10		ns
T _s	Setup time for MDIO data	10	_	ns
T _h	Hold time for MDIO data	0	_	ns

Figure 11 shows the timing diagram for MDIO timing characteristics.

Figure 11. MDIO Timing Diagram



I²C Timing Characteristics


Table 45 lists the I²C timing characteristics for Cyclone V devices.

Table 45. I²C Timing Requirements for Cyclone V Devices

Sumbol	Description	Standard Mode		Fast Mode		lla:4
Symbol	Description	Min	Max	Min	Max	Unit
T _{clk}	Serial clock (SCL) clock period	—	10	—	2.5	μs
T _{clkhigh}	SCL high time	4.7	_	0.6	_	μs
T _{clklow}	SCL low time	4	_	1.3	—	μs
Ts	Setup time for serial data line (SDA) data to SCL	0.25	_	0.1	_	μs
T _h	Hold time for SCL to SDA data	0	3.45	0	0.9	μs
T _d	SCL to SDA output data delay	_	0.2	_	0.2	μs
T _{su_start}	Setup time for a repeated start condition	4.7	_	0.6	—	μs
T _{hd_start}	Hold time for a repeated start condition	4	—	0.6	—	μs
T _{su_stop}	Setup time for a stop condition	4	_	0.6	_	μs

Figure 12 shows the timing diagram for I²C timing characteristics.

Figure 12. I²C Timing Diagram



NAND Timing Characteristics

Table 46 lists the NAND timing characteristics for Cyclone V devices.

The NAND controller supports Open NAND FLASH Interface (ONFI) 1.0 Mode 5 timing as well as legacy NAND devices. The following table lists the requirements for ONFI 1.0 mode 5 timing. The HPS NAND controller can meet this timing by programming the C4 output of the main HPS PLL and timing registers provided in the NAND controller.

Table 46. NAND ONFI 1.0 Timing Requirements for Cyclone V Devices (Part 1 of 2)

Symbol	Description	Min	Max	Unit
T _{wp} (1)	Write enable pulse width	10	—	ns
T _{wh} (1)	Write enable hold time	7	_	ns
T _{rp} ⁽¹⁾	Read Enable pulse width	10	_	ns
T _{reh} (1)	Read enable hold time	7	_	ns
T _{clesu} (1)	Command latch enable to write enable setup time	10	_	ns
T _{cleh} (1)	Command latch enable to write enable hold time	5	_	ns
T _{cesu} ⁽¹⁾	Chip enable to write enable setup time	15		ns

Symbol	Description	Min	Max	Unit
T _{ceh} (1)	Chip enable to write enable hold time	5	—	ns
T _{alesu} (1)	Address latch enable to write enable setup time	10	—	ns
T _{aleh} (1)	Address latch enable to write enable hold time	5	_	ns
T _{dsu} (1)	Data to write enable setup time	10	—	ns
T _{dh} ⁽¹⁾	Data to write enable hold time	5	—	ns
T _{cea}	Chip enable to data access time	_	25	ns
T _{rea}	Read enable to data access time	—	16	ns
T _{rhz}	Read enable to data high impedance	—	100	ns
T _{rr}	Ready to read enable low	20	—	ns


Table 46. NAND ONFI 1.0 Timing Requirements for Cyclone V Devices (Part 2 of 2)

Note to Table 46:

(1) Timing of the NAND interface is controlled through the NAND Configuration registers.

Figure 13 shows the timing diagram for NAND command latch timing characteristics.

Figure 13. NAND Command Latch Timing Diagram








Figure 15 shows the timing diagram for NAND data write timing characteristics.







Figure 16 shows the timing diagram for NAND data read timing characteristics.

Figure 16. NAND Data Read Timing Diagram



ARM Trace Timing Characteristics

Table 47 lists the ARM trace timing characteristics for Cyclone V devices.

Most debugging tools have a mechanism to adjust the capture point of trace data.

Table 47. ARM Trace Timing Requirements for Cyclone V Devices

Description	Min	Max	Unit
CLK clock period	12.5	—	ns
CLK maximum duty cycle	45	55	%
CLK to D0 –D7 output data delay	-1	1	ns

UART Interface

The maximum UART baud rate is 6.25 megasymbols per second.

GPIO Interface

The minimum detectable general-purpose I/O (GPIO) pulse width is 2 μ s. The pulse width is based on a debounce clock frequency of 1 MHz.

CAN Interface

The maximum controller area network (CAN) data rate is 1 Mbps.

Configuration Specification

This section provides configuration specifications and timing for Cyclone V devices.

POR Specifications

Table 48 lists the specifications for fast and standard POR delay for Cyclone V devices.

Table 48. Fast and Standard POR Delay Specification for Cyclone V Devices (1)

POR Delay	Minimum	Maximum	Unit
Fast ⁽²⁾	4	12	ms
Standard	100	300	ms

Notes to Table 48:

(1) Select the POR delay based on the MSEL setting as described in the "Configuration Schemes for Cyclone V Devices" table in the *Configuration, Design Security, and Remote System Upgrades in Cyclone V Devices* chapter.

JTAG Configuration Timing

Table 49 lists the JTAG timing parameters and values for Cyclone V devices.

Symbol	Description	Min	Max	Unit
t _{JCP}	TCK clock period	30	—	ns
t _{JCP}	TCK clock period	167 ⁽¹⁾	—	ns
t _{JCH}	TCK clock high time	14	_	ns
t _{JCL}	TCK clock low time	14	_	ns
t _{JPSU (TDI)}	TDI JTAG port setup time	1	—	ns
t _{JPSU (TMS)}	TMS JTAG port setup time	3	_	ns
t _{JPH}	JTAG port hold time	5	—	ns
t _{JPCO}	JTAG port clock to output	_	11 ⁽²⁾	ns
t _{JPZX}	JTAG port high impedance to valid output	—	14 ⁽²⁾	ns
t _{JPXZ}	JTAG port valid output to high impedance	—	14 <i>(2)</i>	ns

Table 49. JTAG Timing Parameters and Values for Cyclone V Devices

Notes to Table 49:

(1) The minimum TCK clock period is 167 ns if V_{CCBAT} is within the range 1.2 V – 1.5 V when you perform the volatile key programming.

(2) A 1 ns adder is required for each V_{CCI0} voltage step down from 3.0 V. For example, t_{JPC0} = 12 ns if V_{CCI0} of the TDO I/O bank = 2.5 V, or 13 ns if it equals 1.8 V.

⁽²⁾ The maximum pulse width of the fast POR delay is 12 ms, providing enough time for the PCIe hard IP to initialize after the POR trip.

FPP Configuration Timing

This section describes the fast passive parallel (FPP) configuration timing parameters for Cyclone V devices.

DCLK-to-DATA[] Ratio (r) for FPP Configuration

FPP configuration requires a different DCLK-to-DATA[] ratio when you turn on encryption or the compression feature.

Depending on the DCLK-to-DATA[] ratio, the host must send a DCLK frequency that is *r* times the DATA[] rate in byte per second (Bps) or word per second (Wps). For example, in FPP x16 where the *r* is 2, the DCLK frequency must be 2 times the DATA[] rate in Wps.

Cyclone V devices use additional clock cycles to decrypt and decompress the configuration data.

Table 50 lists the DCLK-to-DATA[] ratio for each combination.

Configuration Scheme	Encryption	Compression	DCLK-to-DATA[] ratio (r)
	Off	Off	1
FPP (8-bit wide)	On	Off	1
	Off	On	2
	On	On	2
	Off	Off	1
FPP (16-bit wide)	On	Off	2
	Off	On	4
	On	On	4

Table 50. DCLK-to-DATA[] Ratio for Cyclone V Devices


If the DCLK-to-DATA[] ratio is greater than 1, at the end of configuration, you can only stop the DCLK (DCLK-to-DATA[] ratio – 1) clock cycles after the last data is latched into the Cyclone V device.

FPP Configuration Timing when DCLK to DATA[] = 1

Figure 17 shows the timing waveform for an FPP configuration when using a MAX[®] II device as an external host. This waveform shows timing when the DCLK-to-DATA[] ratio is 1.

When you enable decompression or the design security feature, the DCLK-to-DATA[] ratio varies for FPP x8 and FPP x16. For the respective DCLK-to-DATA[] ratio, refer to Table 50 on page 1–46.





Notes to Figure 17:

- (1) The beginning of this waveform shows the device in user mode. In user mode, nCONFIG, nSTATUS, and CONF_DONE are at logic-high levels. When nCONFIG is pulled low, a reconfiguration cycle begins.
- (2) After power up, the Cyclone V device holds nSTATUS low for the time of the POR delay.
- (3) After power up, before and during configuration, CONF DONE is low.
- (4) Do not leave DCLK floating after configuration. You can drive it high or low, whichever is more convenient.
- (5) For FPP x16, use DATA [15..0]. For FPP x8, use DATA [7..0]. DATA [15..0] are available as a user I/O pin after configuration. The state of this pin depends on the dual-purpose pin settings.
- (6) To ensure a successful configuration, send the entire configuration data to the Cyclone V device. CONF_DONE is released high when the Cyclone V device receives all the configuration data successfully. After CONF_DONE goes high, send two additional falling edges on DCLK to begin initialization and enter user mode.
- (7) After the option bit to enable the INIT DONE pin is configured into the device, INIT DONE goes low.

Table 51 lists the timing parameters for Cyclone V devices for an FPP configuration when the DCLK-to-DATA[] ratio is 1.

Table 51.	DCLK-to-DATA[] FPP	Timing Parameters	for Cyclone V Device	es When the Ratio is 1

Symbol	Parameter	Minimum	Maximum	Unit
t _{CF2CD}	nCONFIG low to CONF_DONE low	—	600	ns
t _{CF2ST0}	nconfig low to nstatus low	_	600	ns
t _{CFG}	nCONFIG low pulse width	2		μs
t _{status}	nSTATUS low pulse width	268	1506 ⁽¹⁾	μs
t _{CF2ST1}	nCONFIG high to nSTATUS high	_	1506 <i>(2)</i>	μs
t _{CF2CK} (3)	nCONFIG high to first rising edge on DCLK	1506	_	μs
t _{ST2CK} (3)	nSTATUS high to first rising edge of DCLK	2	_	μs
t _{DSU}	DATA[] setup time before rising edge on DCLK	5.5	_	ns
t _{DH}	DATA[] hold time after rising edge on DCLK	0	_	ns
t _{CH}	DCLK high time	0.45 x 1/f _{MAX}	_	S
t _{CL}	DCLK low time	0.45 x 1/f _{MAX}	—	S
t _{CLK}	DCLK period	1/f _{MAX}	_	S
f _{MAX}	DCLK frequency (FPP x8 and x16)	—	125	MHz
t _{CD2UM}	CONF_DONE high to user mode ⁽⁴⁾	175	437	μs
t _{CD2CU}	CONF_DONE high to CLKUSR enabled	4 × maximum DCLK period		—
t _{CD2UMC}	CONF_DONE high to user mode with CLKUSR option on	t _{CD2CU} + (T _{init} x CLKUSR period)		
T _{init}	Number of clock cycles required for device initialization	17,408		Cycles

Notes to Table 51:

(1) You can obtain this value if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.

(2) You can obtain this value if you do not delay configuration by externally holding ${\tt nSTATUS}$ low.


(3) If nSTATUS is monitored, follow the t_{ST2CK} specification. If nSTATUS is not monitored, follow the t_{CF2CK} specification.

(4) The minimum and maximum numbers apply only if you chose the internal oscillator as the clock source for initializing the device.

FPP Configuration Timing when DCLK to DATA[] > 1

Figure 18 shows the timing waveform for an FPP configuration when using a MAX II device or microprocessor as an external host. This waveform shows timing when the DCLK-to-DATA [] ratio is more than 1.





Notes to Figure 18:

- (1) The beginning of this waveform shows the device in user mode. In user mode, nCONFIG, nSTATUS, and CONF_DONE are at logic high levels. When nCONFIG is pulled low, a reconfiguration cycle begins.
- (2) After power up, the Cyclone V device holds nSTATUS low for the time as specified by the POR delay.
- (3) After power up, before and during configuration, CONF DONE is low.
- (4) Do not leave DCLK floating after configuration. You can drive it high or low, whichever is more convenient.
- (5) "r" denotes the DCLK-to-DATA [] ratio. For the DCLK-to-DATA [] ratio based on the decompression and the design security feature enable settings, refer to Table 50 on page 1–46.
- (6) If needed, pause DCLK by holding it low. When DCLK restarts, the external host must provide data on the DATA [15..0] pins prior to sending the first DCLK rising edge.
- (7) To ensure a successful configuration, send the entire configuration data to the Cyclone V device. CONF_DONE is released high after the Cyclone V device receives all the configuration data successfully. After CONF_DONE goes high, send two additional falling edges on DCLK to begin initialization and enter user mode.
- (8) After the option bit to enable the INIT DONE pin is configured into the device, INIT DONE goes low.

Table 52 lists the timing parameters for Cyclone V devices when the DCLK-to-DATA [] ratio is more than 1.

Symbol	Parameter	Minimum	Maximum	Unit
t _{CF2CD}	nCONFIG low to CONF_DONE low	—	600	ns
t _{CF2ST0}	nconfig low to nstatus low	_	600	ns
t _{CFG}	nCONFIG low pulse width	2	_	μs
t _{STATUS}	nSTATUS low pulse width	268	1506 ⁽²⁾	μs
t _{CF2ST1}	nCONFIG high to nSTATUS high	-	1506 <i>(3)</i>	μs
t _{CF2CK} ⁽⁴⁾	nCONFIG high to first rising edge on DCLK	1506	_	μs
t _{ST2CK} ⁽⁴⁾	$\operatorname{nSTATUS}$ high to first rising edge of DCLK	2	_	μs
t _{DSU}	DATA[] setup time before rising edge on DCLK	5.5	_	ns
t _{DH}	DATA[] hold time after rising edge on DCLK	N – 1/f _{DCLK} (5)	_	s
t _{CH}	DCLK high time	0.45 x 1/f _{MAX}	_	s
t _{CL}	DCLK low time	0.45 x 1/f _{MAX}	_	s
t _{CLK}	DCLK period	1/f _{MAX}		s
f _{MAX}	DCLK frequency (FPP x8 and x16)	-	125	MHz
t _R	Input rise time	-	40	ns
t _F	Input fall time	_	40	ns
t _{CD2UM}	CONF_DONE high to user mode (6)	175	437	μs
t _{CD2CU}	CONF_DONE high to CLKUSR enabled	4 × maximum DCLK period	_	_
t _{CD2UMC}	CONF_DONE high to user mode with CLKUSR option on	t _{CD2CU} + (T _{init} x CLKUSR period)	—	_
T _{init}	Number of clock cycles required for device initialization	17,408	_	Cycles

Notes to Table 52:

(1) Use these timing parameters when you use decompression and the design security features.

(2) This value can be obtained if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.

(3) This value can be obtained if you do not delay configuration by externally holding nSTATUS low.

(4) If nSTATUS is monitored, follow the t_{ST2CK} specification. If nSTATUS is not monitored, follow the t_{CF2CK} specification.

(5) N is the DCLK-to-DATA [] ratio and f_{DCLK} is the DCLK frequency of the system.

(6) The minimum and maximum numbers apply only if you chose the internal oscillator as the clock source for initializing the device.

AS Configuration Timing

Figure 19 shows the timing waveform for the active serial (AS) x1 mode and AS x4 mode configuration timing.




Figure 19. AS Configuration Timing Waveform for Cyclone V Devices

Notes to Figure 19:

- (1) If you are using AS x4 mode, this signal represents the AS_DATA[3..0] and EPCQ sends in 4-bits of data for each DCLK cycle.
- (2) The initialization clock can be from the internal oscillator or the CLKUSR pin.
- (3) After the option bit to enable the INIT_DONE pin is configured into the device, INIT_DONE goes low.

Table 53 lists the timing parameters for AS x1 and AS x4 configurations in Cyclone V devices.

The minimum and maximum numbers apply to both the internal oscillator and CLKUSR when either one is used as the clock source for device configuration.

The t_{CF2CD}, t_{CF2ST0}, t_{CFG}, t_{STATUS}, and t_{CF2ST1} timing parameters are identical to the timing parameters for passive serial (PS) mode listed in Table 55 on page 1–53. You can obtain the t_{CF2ST1} value if you do not delay configuration by externally holding nSTATUS low.

Table 53.	AS Timing Paramete	ers for AS x1 and x4 Configura	tions in Cyclone V Devices

Symbol	Parameter	Minimum	Maximum	Unit
t _{CO}	DCLK falling edge to the AS_DATA0/ASDO output	—	4	ns
t _{SU}	Data setup time before the falling edge on DCLK	1.5	—	ns
t _{DH}	Data hold time after the falling edge on DCLK	0	—	ns
t _{CD2UM}	CONF_DONE high to user mode	175	437	μs
t _{CD2CU}	CONF_DONE high to CLKUSR enabled	4 x maximum DCLK period	_	—
t _{CD2UMC}	CONF_DONE high to user mode with CLKUSR option on	t _{CD2CU} + (T _{init} x CLKUSR period)		_
T _{init}	Number of clock cycles required for device initialization	17,408	—	Cycles

Table 54 lists the internal clock frequency specification for the AS configuration scheme.

The DCLK frequency specification applies when you use the internal oscillator as the configuration clock source.

The AS multi-device configuration scheme does not support ${\tt DCLK}$ frequency of 100 MHz.


 Table 54. DCLK Frequency Specification in the AS Configuration Scheme for Cyclone V Devices

Parameter	Minimum	Typical	Maximum	Unit
	5.3	7.9	12.5	MHz
DCLK frequency in AS configuration scheme	10.6	15.7	25.0	MHz
	21.3	31.4	50.0	MHz
	42.6	62.9	100.0	MHz
Remote update only in AS mode	_		12.5	MHz

PS Configuration Timing

Figure 20 shows the timing waveform for a PS configuration when using a MAX II device or microprocessor as an external host.

Figure 20. PS Configuration Timing Waveform for Cyclone V Devices (1)



Notes to Figure 20:

- (1) The beginning of this waveform shows the device in user mode. In user mode, nCONFIG, nSTATUS, and CONF_DONE are at logic high levels. When nCONFIG is pulled low, a reconfiguration cycle begins.
- (2) After power up, the Cyclone V device holds nSTATUS low for the time of the POR delay.
- (3) After power up, before and during configuration, CONF DONE is low.
- (4) Do not leave DCLK floating after configuration. You can drive it high or low, whichever is more convenient.
- (5) To ensure a successful configuration, send the entire configuration data to the Cyclone V device. CONF_DONE is released high after the Cyclone V device receives all the configuration data successfully. After CONF_DONE goes high, send two additional falling edges on DCLK to begin initialization and enter user mode.
- (6) After the option bit to enable the INIT_DONE pin is configured into the device, INIT_DONE goes low.

Table 55 lists the PS timing parameter for Cyclone V devices.

Table 55. PS Timing Parameters for Cyclone V Devices

Symbol	Parameter	Minimum	Maximum	Unit
t _{CF2CD}	nCONFIG low to CONF_DONE low	_	600	ns
t _{CF2ST0}	nCONFIG low to nSTATUS low		600	ns
t _{CFG}	nCONFIG low pulse width	2	_	μs
t _{status}	nSTATUS low pulse width	268	1506 <i>(1)</i>	μs
t _{CF2ST1}	nCONFIG high to nSTATUS high	_	1506 ⁽²⁾	μs
t _{CF2CK} (3)	nCONFIG high to first rising edge on DCLK	1506	—	μs
t _{ST2CK} (3)	nSTATUS high to first rising edge of DCLK	2	—	μs
t _{DSU}	DATA[] setup time before rising edge on DCLK	5.5	—	ns
t _{DH}	DATA[] hold time after rising edge on DCLK	0	—	ns
t _{CH}	DCLK high time	0.45 x 1/f _{MAX}	—	S
t _{CL}	DCLK low time	0.45 x 1/f _{MAX}	—	S
t _{CLK}	DCLK period	1/f _{MAX}	—	S
f _{MAX}	DCLK frequency	_	125	MHz
t _{CD2UM}	CONF_DONE high to user mode (4)	175	437	μs
t _{CD2CU}	CONF_DONE high to CLKUSR enabled	4 x maximum DCLK period	—	
t _{CD2UMC}	CONF_DONE high to user mode with CLKUSR option on	t _{CD2CU} + (T _{init} x CLKUSR period)	—	_
T _{init}	Number of clock cycles required for device initialization	17,408	—	Cycles

Notes to Table 55:

(1) You can obtain this value if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.

(2) You can obtain this value if you do not delay configuration by externally holding ${\tt nSTATUS}$ low.

(3) If nSTATUS is monitored, follow the t_{ST2CK} specification. If nSTATUS is not monitored, follow the t_{CF2CK} specification.

(4) The minimum and maximum numbers apply only if you chose the internal oscillator as the clock source for initializing the device.

Initialization

Table 56 lists the initialization clock source option, the applicable configuration schemes, and the maximum frequency for Cyclone V devices.

Initialization Clock Source	Configuration Schemes	Maximum Frequency (MHz)	Minimum Number of Clock Cycles
Internal Oscillator	AS, PS, and FPP	12.5	
CLKUSR (1)	PS and FPP	125	T _{init}
CLKUSK	AS	100	

Table 56. Initialization Clock Source Option and the Maximum Frequency for Cyclone V Devices

Note to Table 56:

(1) To enable CLKUSR as the initialization clock source, turn on the **Enable user-supplied start-up clock (CLKUSR)** option in the Quartus II software from the **General** panel of the **Device and Pin Options** dialog box.

Configuration Files

Use Table 57 to estimate the file size before design compilation. Different configuration file formats, such as a hexadecimal file (.hex) or tabular text file (.ttf) format, have different file sizes.

For the different types of configuration file and file sizes, refer to the Quartus II software. However, for a specific version of the Quartus II software, any design targeted for the same device has the same uncompressed configuration file size.

Table 57 lists the uncompressed raw binary file (.rbf) sizes for Cyclone V devices.

Table 57.	Uncomp	ressed .rbf	Sizes for C	yclone V	Devices	(Part 1 of 2)	
-----------	--------	-------------	-------------	----------	----------------	---------------	--

Variant	Member Code	Configuration .rbf Size (bits)	IOCSR .rbf Size (bits)
	A2	21,061,120	275,608
	A4	21,061,120	275,608
Cyclone V E ⁽¹⁾	A5	33,958,336	322,072
	A7	56,167,328	435,288
	A9	102,871,552	400,408
	C3	14,512,096	320,280
	C4	33,958,336	322,072
Cyclone V GX	C5	33,958,336	322,072
	C7	56,167,328	435,288
	C9	102,871,552	400,408
	D5	33,958,336	322,072
Cyclone V GT	D7	56,167,328	435,288
	D9	102,871,552	400,408
	A2 (2)	33,958,336	322,072
Cyclone V SE (1)	A4 ⁽²⁾	33,958,336	322,072
OVER A SE W	A5	56,057,408	324,888
	A6	56,057,408	324,888

Variant	Member Code	Configuration .rbf Size (bits)	IOCSR .rbf Size (bits)
	C2 (2)	33,958,336	322,072
Cyclope V SY	C4 ⁽²⁾	33,958,336	322,072
Cyclone V SX	C5	56,057,408	324,888
	C6	56,057,408	324,888
Cyclone V ST	D5	56,057,408	324,888
Gyclotte v ST	D6	56,057,408	324,888

Table 57. Uncompressed .rbf Sizes for Cyclone V Devices (Part 2 of 2)

Notes to Table 57:

(1) No PCIe hard IP, configuration via protocol (CvP) is not supported in this family.

(2) This device will be supported in a future release of the Quartus II software.

Table 58 lists the minimum configuration time estimation for Cyclone V devices. The estimated values are based on the configuration **.rbf** sizes in Table 57.

 Table 58. Minimum Configuration Time Estimation for Cyclone V Devices (Part 1 of 2)

		Active Serial ⁽¹⁾			Fast Passive Parallel ⁽²⁾			
Variant	Member Code	Width	DCLK (MHz)	Minimum Configuration Time (ms)	Width	DCLK (MHz)	Minimum Configuration Time (ms)	
	A2	4	100	53	16	125	11	
	A4	4	100	53	16	125	11	
Cyclone V E	A5	4	100	85	16	125	17	
	A7	4	100	140	16	125	28	
	A9	4	100	257	16	125	51	
	C3	4	100	36	16	125	7	
	C4	4	100	85	16	125	17	
Cyclone V GX	C5	4	100	85	16	125	17	
	C7	4	100	140	16	125	28	
	C9	4	100	257	16	125	51	
	D5	4	100	85	16	125	17	
Cyclone V GT	D7	4	100	140	16	125	28	
	D9	4	100	257	16	125	51	
	A2	4	100	85	16	125	17	
Cyclone V SE	A4	4	100	85	16	125	17	
Gyclolle V SE	A5	4	100	140	16	125	28	
	A6	4	100	140	16	125	28	
	C2	4	100	85	16	125	17	
Cuclone V SV	C4	4	100	85	16	125	17	
Cyclone V SX	C5	4	100	140	16	125	28	
	C6	4	100	140	16	125	28	

		Active Serial ⁽¹⁾			Fast Passive Parallel ⁽²⁾			
Variant	Member Code	Width	DCLK (MHz)	Minimum Configuration Time (ms)	Width	DCLK (MHz)	Minimum Configuration Time (ms)	
Cyclone V ST	D5	4	100	140	16	125	28	
Gyclulle v ST	D6	4	100	140	16	125	28	

Table 58. Minimum Configuration Time Estimation for Cyclone V Devices (Part 2 of 2)

Notes to Table 57:

(1) DCLK frequency of 100 MHz using external CLKUSR.

(2) Maximum FPGA FPP bandwidth may exceed bandwidth available from some external storage or control logic.

Remote System Upgrades Circuitry Timing Specification

Table 59 lists the timing parameter specifications for the remote system upgrade circuitry.

Table 59. Remote System Upgrade Circuitry Timing Specification for Cyclone V Devices

Parameter	Minimum	Maximum	Unit
t _{MAX_RU_CLK} ⁽¹⁾	—	40	MHz
t _{RU_nCONFIG} ⁽²⁾	250	_	ns
t _{ru_nrstimer} ⁽³⁾	250		ns

Notes to Table 59:

(1) This clock is user-supplied to the remote system upgrade circuitry. If you are using the ALTREMOTE_UPDATE megafunction, the clock user-supplied to the ALTREMOTE_UPDATE megafunction must meet this specification.

(2) This is equivalent to strobing the reconfiguration input of the ALTREMOTE_UPDATE megafunction high for the minimum timing specification. For more information, refer to the "Remote System Upgrade State Machine" section in the *Configuration, Design Security, and Remote System Upgrades in Cyclone V Devices* chapter.

(3) This is equivalent to strobing the reset timer input of the ALTREMOTE_UPDATE megafunction high for the minimum timing specification. For more information, refer to the "User Watchdog Timer" section in the Configuration, Design Security, and Remote System Upgrades in Cyclone V Devices chapter.

User Watchdog Internal Oscillator Frequency Specification

Table 60 lists the frequency specifications for the user watchdog internal oscillator.

Parameter	Minimum	Typical	Maximum	Unit
User watchdog internal oscillator frequency	5.3	7.9	12.5	MHz

Table 60. User Watchdog Internal Oscillator Frequency Specifications for Cyclone V Devices

I/O Timing

Altera offers two ways to determine I/O timing—the Excel-based I/O Timing and the Quartus II Timing Analyzer.

Excel-based I/O timing provides pin timing performance for each device density and speed grade. The data is typically used prior to designing the FPGA to get an estimate of the timing budget as part of the link timing analysis.

The Quartus II Timing Analyzer provides a more accurate and precise I/O timing data based on the specifics of the design after you complete place-and-route.

•••

You can download the Excel-based I/O Timing spreadsheet from the Cyclone V Devices Documentation webpage.

Programmable IOE Delay

Table 61 lists the Cyclone V IOE programmable delay settings.

Parameter	ter Available Minim		Fast Model		Slow Model					Unit
(1)	Settings Offset ⁽²⁾	Offset ⁽²⁾	Industrial	Commercial	- C 6	-C7	-C8	-17	-A7	Unit
D1	32	0	0.508	0.517	0.971	1.187	1.194	1.179	1.160	ns
D3	8	0	1.761	1.793	3.291	4.022	3.961	3.999	3.929	ns
D4	32	0	0.510	0.519	1.180	1.187	1.195	1.180	1.160	ns
D5	32	0	0.508	0.517	0.970	1.186	1.194	1.179	1.179	ns

Table 61. IOE Programmable Delay for Cyclone V Devices

Notes to Table 61:

(1) You can set this value in the Quartus II software by selecting D1, D3, D4, and D5 in the Assignment Name column of Assignment Editor.

(2) Minimum offset does not include the intrinsic delay.

Programmable Output Buffer Delay

Table 62 lists the delay chain settings that control the rising and falling edge delays of the output buffer. The default delay is 0 ps.

You can set the programmable output buffer delay in the Quartus II software by setting the **Output Buffer Delay Control** assignment to either positive, negative, or both edges, with the specific values stated here (in ps) for the **Output Buffer Delay** assignment.

Table 62. Programmable Output Buffer Delay for Cyclone V Devices

Symbol Parameter		Typical	Unit
		0 (default)	ps
D	Rising and/or falling edge delay	50	ps
D _{OUTBUF}		100	ps
		150	ps

Glossary

Table 63 lists the glossary for this datasheet.

Table 63. Glossary Table (Part 1 of 4)

Letter	Subject	Definitions
A B C	_	_
D	Differential I/O Standards	Receiver Input Waveforms Single-Ended Waveform Positive Channel (p) = V _{IH} V _{CM} Regative Channel (n) = V _{IL} Ground Ground Differential Waveform $p - n = 0$ V Transmitter Output Waveforms Single-Ended Waveform V _{CM} Positive Channel (p) = V _{OH} Negative Channel (p) = V _{OH} Negative Channel (p) = V _{OH} V _{CM} Positive Channel (n) = V _{OL} Ground Ground Differential Waveform Positive Channel (n) = V _{OL} V _{CM} Ground Differential Waveform v_{OD} V _{CM} $p - n = 0$ V
E	—	—
F	f _{HSCLK} f _{HSDR}	Left/right PLL input clock frequency. High-speed I/O block—Maximum/minimum LVDS data transfer rate (f _{HSDR} = 1/TUI).
G H I		_

Table 63. Glossary Table (Part 2 of 4)

Letter	Subject	Definitions
	J	High-speed I/O block—Deserialization factor (width of parallel data bus). JTAG Timing Specifications: TMS
J	JTAG Timing Specifications	$TCK \xrightarrow{t_{JCP}} t_{JPSU} \xrightarrow{t_{JPSU}} t_{JPH}$ $TCK \xrightarrow{t_{JPZX}} \xrightarrow{t_{JPCO}} t_{JPCO} \xrightarrow{t_{JPXZ}} t_{JPXZ}$
K L M N O	_	
Р	PLL Specifications	Diagram of PLL Specifications (1)
Q	— —	
R	R _L	Receiver differential input discrete resistor (external to the Cyclone V device).

Table 63. Glossary Table (Part 3 of 4)

Letter	Subject	Definitions		
	Sampling window (SW)	Timing Diagram—the period of time during which the data must be valid in order to capture it correctly. The setup and hold times determine the ideal strobe position within the sampling window, as shown: Bit Time 0.5 x TCCS RSKM Sampling Window RSKM 0.5 x TCCS RSKM		
S	Single-ended voltage referenced I/O standard	The JEDEC standard for the SSTL and HSTL I/O defines both the AC and DC input signal values. The AC values indicate the voltage levels at which the receiver must meet its timing specifications. The DC values indicate the voltage levels at which the final logic state of the receiver is unambiguously defined. After the receiver input has crossed the AC value, the receiver changes to the new logic state. The new logic state is then maintained as long as the input stays beyond the DC threshold. This approach is intended to provide predictable receiver timing in the presence of input waveform ringing. Single-Ended Voltage Referenced I/O Standard		
	t _C	High-speed receiver/transmitter input and output clock period.		
	TCCS (channel- to-channel-skew)	The timing difference between the fastest and slowest output edges, including the t_{CO} variation and clock skew, across channels driven by the same PLL. The clock is included in the TCCS measurement (refer to the <i>Timing Diagram</i> figure under SW in this table).		
	t _{DUTY}	High-speed I/O block—Duty cycle on high-speed transmitter output clock.		
T		Timing Unit Interval (TUI) The timing budget allowed for skew, propagation delays, and the data sampling window. (TUI = $1/(\text{Receiver Input Clock Frequency Multiplication Factor}) = t_C/w)$		
	t _{FALL}	Signal high-to-low transition time (80-20%)		
	t _{INCCJ}	Cycle-to-cycle jitter tolerance on the PLL clock input		
	t _{outpj_io}	Period jitter on the general purpose I/O driven by a PLL		
	t _{outpj_dc}	Period jitter on the dedicated clock output driven by a PLL		
	t _{RISE}	Signal low-to-high transition time (20–80%)		
U		_		

Letter	Subject	Definitions
	V _{CM(DC)}	DC common mode input voltage.
	VICM	Input common mode voltage—The common mode of the differential signal at the receiver.
	V _{ID}	Input differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential transmission at the receiver.
	V _{DIF(AC)}	AC differential input voltage—Minimum AC input differential voltage required for switching.
	V _{DIF(DC)}	DC differential input voltage— Minimum DC input differential voltage required for switching.
	V _{IH}	Voltage input high—The minimum positive voltage applied to the input which is accepted by the device as a logic high.
	V _{IH(AC)}	High-level AC input voltage
	V _{IH(DC)}	High-level DC input voltage
V	V _{IL}	Voltage input low—The maximum positive voltage applied to the input which is accepted by the device as a logic low.
	V _{IL(AC)}	Low-level AC input voltage
	V _{IL(DC)}	Low-level DC input voltage
	V _{OCM}	Output common mode voltage—The common mode of the differential signal at the transmitter.
	V _{OD}	Output differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential transmission at the transmitter.
	V _{SWING}	Differential input voltage
	V _X	Input differential cross point voltage
	V _{OX}	Output differential cross point voltage
W	W	High-speed I/O block—Clock Boost Factor
X		
Y	_	_
Z		

Table 63. Glossary Table (Part 4 of 4)

Document Revision History

Table 64 lists the revision history for this document.

 Table 64. Document Revision History (Part 1 of 3)

Date	Version	Changes
December 2013	3.7	 Updated Table 1, Table 3, Table 19, Table 20, Table 23, Table 25, Table 27, Table 34, Table 44, Table 51, Table 52, Table 55, and Table 61.
		Removed Preliminary tags for Table 1, Table 2, Table 3, Table 4, Table 5, Table 6, Table 7, Table 9, Table 12, Table 13, Table 14, Table 15, Table 16, Table 17, Table 18, Table 19, Table 20, Table 24, Table 25, Table 26, Table 27, Table 28, Table 32, Table 33, Table 49, Table 50, Table 51, Table 52, Table 53, Table 54, Table 55, Table 57, Table 58, Table 59, Table 60, and Table 62.
November 2013	3.6	Updated Table 23, Table 30, and Table 31.

Table 64. Document Revision History (Part 2 of 3)

Date	Version	Changes
		 Added "HPS PLL Specifications".
		 Added Table 23, Table 35, and Table 36.
October 2013	3.5	 Updated Table 1, Table 5, Table 11, Table 19, Table 20, Table 21, Table 22, Table 25, Table 28, Table 34, Table 37, Table 38, Table 39, Table 40, Table 41, Table 42, Table 43, Table 44, Table 45, Table 46, Table 47, and Table 53.
		Updated Figure 1, Figure 2, Figure 4, Figure 10, Figure 12, Figure 13, and Figure 16.
		 Removed table: GPIO Pulse Width for Cyclone V Devices.
		 Updated Table 20, Table 27, and Table 34.
		 Updated "UART Interface" and "CAN Interface" sections.
June 2013	3.4	Removed the following tables:
		Table 45. UART Baud Rate for Cyclone V Devices
		Table 47. CAN Pulse Width for Cyclone V Devices
		Added Table 33.
May 2013	3.3	 Updated Figure 5, Figure 6, Figure 17, Figure 19, and Figure 20.
	3.3	 Updated Table 1, Table 4, Table 5, Table 10, Table 13, Table 19, Table 20, Table 26, Table 32, Table 35, Table 36, Table 43, Table 53, Table 54, Table 57, and Table 61.
		 Added HPS reset information in the "HPS Specifications" section.
March 2013	2.0	Added Table 57.
March 2013	3.2	Updated Table 1, Table 2, Table 17, Table 20, Table 52, and Table 56.
		 Updated Figure 18.
January 2013	3.1	Updated Table 4, Table 20, and Table 56.
		 Updated Table 1, Table 4, Table 5, Table 9, Table 14, Table 16, Table 17, Table 19, Table 20, Table 25, Table 28, Table 52, Table 55, Table 56, and Table 59.
		 Removed table: Transceiver Block Jitter Specifications for Cyclone V GX Devices.
		 Added HPS information:
November 2012	3.0	 Added "HPS Specifications" section.
	3.0	 Added Table 33, Table 34, Table 35, Table 36, Table 37, Table 38, Table 39, Table 40, Table 41, Table 42, Table 43, Table 44, Table 45, and Table 46.
		 Added Figure 4, Figure 5, Figure 6, Figure 7, Figure 8, Figure 9, Figure 10, Figure 11, Figure 12, Figure 13, Figure 14, Figure 15, and Figure 16.
		Updated Table 3.
		Updated for the Quartus II software v12.0 release:
		Restructured document.
		Removed "Power Consumption" section.
June 2012	2.0	 Updated Table 1, Table 3, Table 19, Table 20, Table 25, Table 27, Table 28, Table 30, Table 31, Table 34, Table 36, Table 37, Table 38, Table 39, Table 41, Table 43, and Table 46.
		 Added Table 22, Table 23, and Table 29.
		Added Figure 1 and Figure 2.
		 Added "Initialization" and "Configuration Files" sections.

Table 64. Document Revision History (Part 3 of 3)

Date	Version	Changes
		 Added automotive speed grade information.
		 Added Figure 2–1.
February 2012	1.2	 Updated Table 2–3, Table 2–8, Table 2–9, Table 2–19, Table 2–20, Table 2–21, Table 2–22, Table 2–23, Table 2–24, Table 2–25, Table 2–26, Table 2–27, Table 2–28, Table 2–30, Table 2–35, and Table 2–43.
		 Minor text edits.
November 2011	1.1	Added Table 2–5.
	1.1	Updated Table 2–3, Table 2–4, Table 2–11, Table 2–13, Table 2–20, and Table 2–21.
October 2011	1.0	Initial release.